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ABSTRACT 
THE CHARACTERIZATION AND MODEL OPTIMIZATION OF AN ANALOG INTEGRATED 
CIRCUIT STANDARD CELL LIBRARY 
Mallika Gopinath 
December 16, 2004 
Since the beginning of the VLSI era, various technologies have been adopted for 
developing the design and characterization of analog circuits. For robust design, the influences of 
the process parameter variations have been considered over the circuit simulation. Previous 
studies in this field concentrated more on the physical dimensions such as the width, length, area 
and perimeter as well as the threshold voltage of the device. 
The focus of this thesis was to characterize the performance of an analog IC standard 
cell library as well as optimize the simulation models. The circuits include NMOS FETs (n-channel 
metal-oxide semiconductor field-effect transistor), PMOS FETs (p-channel metal-oxide 
semiconductor field-effect transistor), poly resistors, current mirrors, comparators, bias 
generators, voltage references, op-amps, and voltage regulators. The spice model used for 
simulation was the BSIM3 (Berkeley Simulator version 3) model. 
Tanner Research designed the majority of the standard cells evaluated. These cells were 
fabricated in the AMI 1.5-um CMOS process using the MOSIS service. The ICs (Integrated 
Circuits) have been developed using software from Tanner Research namely, the schematic 
editor, S-Edit; layout editor, L-Edit and simulated using T-Spice (Tanner version of Spice). The 
simulations carried out on the circuits using the optimized model exhibited an overall performance 
improvement over the unoptimized model. Based on these simulations, numerous plots and 
tables are presented and the data was discussed in terms of the output characteristics. There 
was a noticeable improvement in the accuracy of 60.44 % for the PMOS FET and17.25% for the 
IV 
NMOS FET with the optimized model. The DC (direct current) fit using the optimized model over 
the unoptimized model showed an improvement of 2.17% (Voltage reference), 1-24% (Bias 
Generator), 2% (N-Current mirror), 5% (P-Current mirror), 11-30% (Analog Buffer) and 1.74% 
(Op-Amp). 
v 
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The improvement in the design and the fabrication of the devices (analog and digital 
circuits) were studied by characterizing the device. In order to design a device, technology with a 
set of rules for the layout of the device is needed. Many different technologies can be adopted. 
Some of the different process technologies available through Metal Oxide Semiconductor 
Implementation System (MOSIS) [program sponsored by United States Defense Advanced 
Research Projects Agency] are the Automotive, Medical and Industrial Semiconductors (AMIS), 
International Business Machines corporation (IBM), Taiwan Semiconductor Manufacturing 
Company limited (TSMC), and Agilent! Hewlett-Packard (HP) etc. Each of these technologies 
developed a standard set of modeling parameters based on different feature sizes as well. There 
have been different Simulation Program for Integrated Circuit Emphasis (SPICE) models used 
for the Metal-Oxide. Semiconductor Field-Effect Transistors (MOSFETs). Some of them in 
chronological order are Level 1 (Shichman-Hodges model), Level 2, Level 3, Berkeley Short-
Channel IGFET Model (BSIM), High-performance Simulation Program for Integrated Circuit 
Emphasis by Synopsys, Inc (HSPICE) Level 28, BSIM2, BSIM3, Model 9, Enz- Krummenacher 
and Vittoz (EKV) Model and BSIM4. [MOSFET Models for SPICE Simulation including BSIMv3 
and BSIMv4, William Liu, pgs 5-7]. 
From the simulation aspect, the model that gives the best output performance has to be 
adopted. Hence, one model needs to be optimized based on the desired characterization. There 
have been many design parameters that have been optimized and characterized, which will be 
discussed in the literature review section. 
1.2 Literature Review 
Some of the design constraints that were experimented with are discussed as follows. 
Design constraints such as threshold voltage variation, off state leakage current and drain-
induced barrier lowering effects have been examined to improve the device performance. 
Engineers at the semiconductor technology center, MIMOS Berhad, Toh Hong Ting et.al [1] 
examined these constraints using the a.Sum Complementary Metal-Oxide Semiconductor 
(CMOS) technology. They employed the constant voltage scaling method to characterize the 
Field-Effect Transistors (FETs). The results observed were that the output current increased by 
scaling down the threshold voltage and gate oxide thickness. This experiment was conducted to 
exhibit the long channel behavior for the a.Sum transistors. 
Byung -Jong Moon et.al. [2] proposed a new model for sub micrometer n-channel 
MOSFETs, which was suitable for circuit simulation and rapid process characterization. They 
developed a model based on velocity-field relationship in the linear region and finite drain 
conductance due to channel length modulation effect in the saturation region. Their model was 
accurate enough for the circuit simulation of submicrometer devices, but their study was based on 
considering the effect of quite a few process parameters. 
Amitava Chatterjee et.al [3] presented a model based on the channel length modulation 
effects. The study was carried out to observe the effect of the gd (transconductance of the 
transistor) with the gate, drain and substrate bias on the Current-Voltage (I-V) characteristics. 
Using the model with a derivation of set of equations for the channel length modulation, and 
characterizing with other CMOS device, they noticed that their model improved the prediction of 
the circuit parameters. 
Rafael M. Coitinho et.al [4] extracted the model parameters from the BSIMv3 model for 
the a.Sum CMOS technology. Their study was conducted mainly to present a simplified 
methodology for the extraction of the parameters rather than the accuracy of the model. They 
were successful in presenting good results in their experiment. 
T. Yamaguchi et.al [5] performed the characterization of small geometry n-channel as 
well as p-channel MOSFETs. In their experiments, the model of the FETS included the narrow -
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channel, short-channel, and carrier-velocity saturation effects. Using this model, they 
characterized other analog circuits namely, op-amp and inverter. Their study was conducted on 
transistors over wide range of channel lengths from 1 to 9 um and channel widths from 2 to 
14um. Their theoretical results showed good agreement with the experimental results. 
There have been extensive studies conducted by varying the fabrication techniques as 
well as refining the design modeling parameters for their simplicity and accuracy. Most of these 
studies were carried out on the BSIM3 SPICE model, as this was one of the standardized models 
used in the industry for the MOSFET fabrication. This model contains over 100 parameters for the 
FET modeling. In this thesis, some of the modeling parameters in the BSIM3 model were studied. 
This research evaluates the accuracy of the SPICE parameters in the BSIM3 SPICE model for a 
variety of analog Integrated Circuit (IC) cells to be used in a standard cell library. 
1.3 Purpose of Study 
In this thesis, the focus was on optimizing the BSIMv3 model and characterizing various 
analog circuits based on this model. The first step in this process was to fully characterize an 
analog IC standard cell by measuring the AC and DC performance. The next step was to 
determine the accuracy of the default Spice model by comparing the measured results against 
the simulated results. Finally, significant time was spent attempting to improve the accuracy of the 
simulation by optimizing various model parameters of the BSimv3 SPICE model. The FETs were 
modeled by evaluating the effects of the various SPICE parameters. Previous studies also draw 
attention to the drain-induced barrier lowering (DIBL) effects on the I-V curves in the sub 
threshold region. The Tanner version of SPICE, T-Spice, uses a parameter namely the multiplicity 
factor, M (which is the number of FETS that can be placed in parallel with each other. 
Theoretically, this parameter acts as a scaling parameter. By default, this value was set to M=1), 
in the simulation of the circuits. Since until now, the effects of this parameter and some of the 
other parameters that are influenced by the DIBL effects have not been studied in depth with 
respect to the FET modeling, these parameters are considered. 
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CHAPTER 2 
DESIGN AND THEORY 
Tanner Research Inc designed most of the circuits. Some of these circuits were later 
modified for this thesis to obtain completely new cells as well as cells with no external bias 
supplies. The circuits designed by Tanner Research were: 
• MOSFETs: The 03x02 um and 24x02um FET sizes. 
• Poly silicon Resistor: 1.2K Ohm. 
• Current Mirrors 
The circuits that were designed by Tanner Research and modified at the University of Louisville 
(UofL) are as shown below along with the changes made. 
• Bias generator: eliminate external bias. 
• Voltage Reference: one of the output ports was removed. 
• Analog Buffer: eliminate external bias. 
• Comparator: eliminate external bias. 
• Op-Amp: eliminate external bias. 
The circuits designed at UofL were: 
• 48x02um, 72x02 um and 96x02 um were designed by connecting the 24x02um FET in 
parallel. 
• 13 K Ohm resistor was laid out using the tanner version layout Editor, L-Edit. 
• Adjustable voltage regulator. 
An explanation of the theory and design of these circuits follows. 
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2.1 MOSFET 
MOSFETs are the primarily used type of transistors for most integrated circuits today. 
The MOSFET is a three-terminal device in which the drain current is controlled through the gate 
of the field effect. In this chapter, the MOSFET and its I-V characteristics are discussed. 
In MOSFETs, a thin dielectric barrier was used to isolate the gate and the channel. The 
control voltage applied to the gate terminal induces an electric field across the dielectric barrier 
and modulates the free-carrier concentration in the channel region. In the literature, these devices 
are also referred as MOS transistors. [Handbook for transistors- John Lenk] 
MOS transistors were classified as p-channel and n-channel devices, depending on the 
conductivity type of the channel region. In addition, these devices were also classified according 
to their mode of operation as enhancement or depletion type devices. The notation used for a p-
channel MOSFET and an n-channel MOSFET is shown in Figure (1). 
Drain Source 
~. VSG 10 Gate Symbol Gate I Symbol used q used when when Bulk is Bulk is tied 
+ tied to Vss 
• 
10 to Voo 
vGS 
Source Drain 
Figure (11 Symbols used for n- and p-channel MOSFETs. 
The depletion MOSFET has a behavior similar to that of the JFET; at zero gate voltage 
and a fixed drain voltage, the current was maximum and then decreased with applied gate 
potential. The enhancement MOSFET exhibits no current at zero gate voltage and the magnitude 
of the output current increased with an increase in the magnitude of the gate potential. 
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2.1.1 MOSFET Operation 
The MOSFET operates in three regions, namely, cut-off, ohmic and saturation regions. 
[Microelectronics -Jacob Millman] The operations hold good for both the NMOS and PMOS 
devices. 
Cut-Off Region 
For VGS < VT, there are no mobile carriers at the drain end of the channel and 10 = o. 
Thus, VT is analogous to the pinch-off voltage in a JFET. This condition signifies that the 
MOSFET was cut-off and corresponds to an open switch. 
Ohmic Region 
For VGS > VT, the channel conductivity was controlled by Vos in the ohmic (also called the 
nonsaturation or triode) region. The ohmic region is defined by VGS - VT > Vos. Analysis of the 
ohmic region results in the drain characteristic as given in equation (1): 
10 = k (W/L) [2 (VGS-VT) Vos - VOS2] (1 ) 
where, L is the channel length, W the channel width (perpendicular to L), and k the process 
parameter in microamperes per square volt. The process parameter k = IlnCo/2, where Iln is the 
electron mobility and Co is the gate capacitance per unit area (and equals J..LITox, the ratio of the 
permittivity and thickness of the oxide layer). VT also depends on the Co as well as the doping 
densities of the n-type drain and source and p substrate. 
Saturation Region 
10 is constant and independent of Vos in the saturation region for which 
VGS - VT < Vos (but greater than zero). The value of 10 depends only on the effective control 
voltage V GS -VT as given in equation (2): 
10= k (W/L) (VGS - Vr) 2 == los (2) 
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where, the subscript S added to 10 denotes that the drain current in the saturation region is under 
consideration. The dividing line between the ohmic and saturation regions is given by 
VGS - VT = V~s. By substituting this value in equation (1), equation (2) is obtained. 
The output characteristic of an n-channel MOSFET is shown in Figure (2). The line in Figure (2), 



















Ohmic region Saturation region 
2 3 




Vos = 5V 
Vos = 4V 
Vos = 3V 
Vos = 2V 
Vos= IV 
5 6 
-- -- ------ ---
Figure (2) Output characteristics (10 vs. Vos) for a NMOS FET 
2.1.2 Design Calculations for FETs 
(3) 
The n-type and p-type transistors of various sizes are used for the measurements and 
simulations in the course of the thesis. As discussed in the beginning of this chapter, some of 
these transistors were already available from the Tanner Cell Library. The transistor dimensions 
are shown in Table 1. 
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Table 1 Transistor Dimensions 






The 2.4x1.6, 2.4x12.8 and 19.2x1.6 um size transistors were developed from the AMI 
semiconductor's linear CMOS library of the Tanner tools using L-Edit. The source and drain area 
and perimeter are computed by the acm model parameter (area calculation method selector, 
default value for acm =0) is given as below in equations (4) and (5): 
Area (as/ad) = W x L with moscap =1, defas and defad otherwise 
Perimeter (Ps/Pd) = 2 x (L+W) with moscap=1 
(4) 
(5) 
where, as is the source area, ad is the drain area, W is the channel width, L is the channel length, 
Ps is the perimeter of the source, and Pd is the perimeter of the drain. moscap is the parameter, 
which enables the automatic source/drain area/perimeter estimation for MOSFET (default is set 
to 0). defas is the default source area and defad is the default drain area. 
The 38.4x1.6, 57.6x1.6 and 76.9x1.6 transistor sizes were constructed by two methods. 
One was by placing 2, 3 and 4 19.2x1.6 transistors in parallel respectively. In the second method, 
changing the channel width, area and perimeter of the 19.2x1.6 transistor resulted in these sizes. 
Simulations performed on transistors from these methods resulted in similar output results. 
The drain current calculation for the MOSFET was computed as in equation (6): [T-
SPICE Help manual]. 
Ids = Idso (V ds, elf) / (4+ (Rdsldso (V ds, elf)IV ds, elf)) (4 + (V ds-V ds, elflV A))( 4 + V ds - (V ds, e~ ASCBE)) 
where, Idso = Welf ~elfCoxVgst, elf (4 - Abu1k Vds, elf/5(Vgst, elf+5Vt)) Vds, elf/Lelf (4+ Vds, elf/EsatLelf), 
Vds, elf = Vdsat - 4/5(Vdsat - Vds - 8 + ((Vdsat - Vds -8) 5 +78Vdsat) 1/2)), Esat = 5Vsatl~eff, Vt = KT/q 
(6) 
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and VA :early voltage, V ASCBE :early voltage due to substrate current-induced body effect, V gst, eft : 
effective Vgs- Vth (Vth : effective threshold voltage), l1eft : effective mobility, Abu1k : bulk charge effect 
factor, Vdsat : the drain saturation voltage, Vsat : saturation velocity (8x104 m/s), 0 : effective Vds 
parameter (0.01), q : the charge of the electron, Weft: the effective width, Left: the effective length, 
Lint and Wint : channel-length and channel-width offset for DC I-V characteristics and Ldrawn and 
Wdrawn: the drawn lengths and widths of the transistors. Cox: the oxide capacitance (here no oxide 
capacitance was created), k: the Boltzmann constant and T: the Temperature in degree Kelvin 
(273 °K).The FETs used in this thesis were the short-channel FETs (gate lengths lesser than 
2um) and the parameters that were considered in the modeling are discussed in the next chapter. 
2.2 Poly Resistors 
In standard MOS processes, the most ideal resistors are merely strips of Polysilicon. 
Major tradeoffs must be made between linearity, area, biasing complexity and temperature 
characteristics in these types of resistors. These resistors are laid out in a serpentine pattern to 
improve packaging density. The major limitations of these resistors are the low resistance 
densities (which limit the total resistance to quite small values), the high deviations in resistance 
(seen due to process variations) and large temperature coefficients. [VLSI Design Techniques for 
Analog and Digital Circuits - Geiger, Allen and Strader, pg-213]. The characterizing equation is: 
V= I Rsh L1 (L/w) (7) 
where, V- Voltage, 1- Current, Rsh- sheet resistance and L, Ware the lengths and widths of the 
resistor layout respectively. 
Most of the resistors are laid out in the serpentine pattern, which usually employ the 
rectangular turns. This is not only easy to layout but also it allows the spacing between the turns 
of the resistor to be easily adjusted. The current does not flow uniformly around the bends in a 
serpentine resistor. Each square corner adds approximately 0.56 squares. Neglecting t~e 
process biases, end effects and the contact resistance, the value of the resistor as shown in 
Figure (4) is given by: 
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R: Rsh ((4A +3BiW) + 6' 0.56 sq) (8) 
The resistor in Figure (4) is so narrow that the contacts cannot reside inside it without violating 
the design rules. Hence, to overcome this problem, the ends are enlarged to form heads around 
the contacts. The resulting structure is called a dogbane or dumbbell resistor because of its 
characteristic shape. [The Art of Analog Layout - Alan Hastings, pgs 160-161]. The approximate 
value of the resistor then can be computed considering this also in the equation. Figures (3) and 
(4) show the resistors that were tested. These resistors were from the 2-18-03-mask set. 




Figure (4) 13 K Ohm Poly Resistor 
2.3 Voltage Reference 
A voltage reference circuit uses the supply voltage to generate a reference voltage at the 
output. This circuit is also known as the Beta Multiplier referenced Self-Biasing circuit. Figure (5) 
shows the reference circuit. The PMOS FETs force the same current to flow through the NMOS 
FETs. 







Figure (5) Voltage Reference Circuit 
II 
The width of M2 was made K times larger than the width of M1, so that 
B2 = K. B1, 
Knowing that L 1 =L2, the relationship holds when W2= K.w1 and hence, 
VGS1 = VGS2 + IR 
In terms of current, 
VGS1= VTHN + (211 B1) y, 
Neglecting the body effect, 
VGS2 = VTHN + (211 B1) Y2 
If B.J is large, solving the above equations, the current is given by 
1= VTHN/R 








Practical values of VGS1 are 1.0 t01.2V. The equations above indicate that the current 
calculation does not depend on the power supply voltage. Cascoding M3 and M4 help to make 
the bias circuit behave more ideal. The accuracy of the current is limited by the threshold voltage 
accuracy. The capacitance is introduced in the circuit to cut out the noise introduced from the 
supply. [CMOS Circuit Design, Layout, and Simulation - Baker, Li, and Boyce, pg-480] 
2.4 Bias Generator 
This circuit is used to produce a known bias voltage output and it uses the supply voltage 
in order to do this. The transistors used in this circuit were all long channel devices that had large 
width dimensions. The main bias output was the OUT2 and depending on this output, the other 
biases were set. An explanation of the functioning of the circuit follows. 
In the circuit, as shown in Figure (6), transistor M3 turns on M2. When M3 is turned on hard, M2 
is pulled to ground and M1 is pulled towards VDD. The OUT2 is used to turn ON M4 and this in 
turn operates the transistors M5 and M6. M6 moreover, acts like a diode and M5 acts like a level 
12 
shifter about VTHN + O.7V (drop across the diode). The Bias Generator can be used to bias the 
required voltage needed for other circuitry instead of using an external voltage source. 
1 IWI iwt !OUT2 ! I 91 ~L~4 1 91 c>-L~4 M4 Ml +w~ , 1 
I 91 c>--L~2 W~6 M5 M2 I L~' ~II 1 ! OUTl! 
W~6 W~6 + 1 
IvDD! II~ L~4 L~4 <=-11 ! OUT3! 
M3 I I M6 
Figure (6) Bias Generator Circuit 
2.5 Current Mirror 
Current mirrors are matched devices that act as current sources. They can be used for 
biasing the circuits. Since, they use the matching principle, the name current mirror is applied. 
There are p-type as well as n-type current mirrors. Figure (7) below shows the schematic symbols 
for the p-type as well as n-type current mirrors. 
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The two transistors in the circuit should be scaled equally in order to provide the 
matching. The current applied at the input, should be reflected at the output due to the matching 
principle. For the N-Current Mirror, a voltage had to be applied at the output, which was lesser 
than the VDD voltage, for the matching to occur. While for the P-Current mirror, the current could 
be directly measured. [Design of Analog CMOS Integrated Circuits - Behzad Razavi, pgs 135-
139]. 
2.6 Analog Buffer 
An analog buffer is also called a voltage follower with a gain of 1 or less with the output 
voltage following the input voltage. An analog buffer uses a single supply voltage to drive up a 
load. This circuit is also referred to as an Unity-Gain amplifier since the gain equals 1. Figure (8) 
shows the circuit symbol of analog buffer. The buffer can be configured using an Op-Amp as 
shown in the Figure below. 
VOUT 
Yin 
FiQure (8) Circuit Symbol of Buffer 
The feedback resistance equals 0; therefore, according to the stage gain for a Noninverting 
amplifier (since, the input voltage is fed to the Noninverting input: 
A= RF/R in + 1 = O/R in +1 = 1 (15) 
where, RF is the feedback resistance, Rin- input resistance and A is the gain. 
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In other words, with 100% feedback, the output voltage followed the input voltage. The inverting 
input would always be at the same potential as the noninverting input. Thus, the voltage 
difference between the two inputs would always be approximately zero. The advantage of this 
circuit was an extremely high input impedance and low output impedance, which was ideal for 
buffering or isolation between circuits. 
The Analog buffer could also be configured in the inverting mode for a phase 
inversion, but the limitation of this circuit would be greatly reduced input impedance. [Op-Amp 
Handbook -Hughes, pgs 42-43, and Bipolar and MOS Analog Integrated Circuit Design-
Grebene, pg386]. The buffer circuit used for testing is as shown in Figure (9) below. The bias 
voltage was applied to the first stage of the circuit and this voltage was applied from the PBias 
Output of the bias generator. This voltage, in turn, sources the current through the differential pair 
of the second stage. The input voltage was applied to the differential pair. The transistors 
attached to the output nodes 6 and 7 of the differential pair, act as the level shifters, since there 
will be some crossover distortion in the differential pair when the output switches between the two 
pairs and hence, to reduce the distortion to an acceptable level, the level shifters were used. If 
the nodes 3 and 7 and the nodes 4 and 6 of the differential pair are well matched, then the output 
will track the input. 
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Figure (9) Schematic of Analog Buffer 
2.7 Comparator 
The basic circuit symbol of the comparator is as shown in Figure (10). This symbol is 
similar to that of an Op-Amp, because a comparator has many of the same characteristics as a 
high-gain amplifier. A positive voltage applied at the Vp input will cause the comparator output to 
go positive, whereas a positive voltage applied at the VN input will cause the comparator output to 
go negative. If the voltage applied to the Vp terminal was at a greater potential than that applied 
to the VN terminal, the output of the comparator goes to a logic1 or it goes to logic O. [CMOS 
Circuit Design, Layout, and Simulation - R Jacob Baker]. The block diagram of a high-
performance comparator is as shown in Figure (11). The comparator consists of three stages; the 
input preamplifier, a positive feedback or decision stage, and an output buffer. This is discussed 
in detail with the role played by each of the stages, in the functioning of the comparator in the 
later sections. 
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Figure (10) Circuit Symbol of a Comparator 
i 0+ 
Preamplification Decision Circuit 
(Positive feedback) 




The preamplification stage circuit is a differential amplifier with active loads. Considering 
the diff-amp transconductance and the input capacitance sets the sizes of the transistors, M1 and 
M2. In this circuit, the sizes of M1 and M2 is 12x1.6, where L=1.6 um and W= 12 um. Figure (12) 
shows the circuit of the preamplification stage. 
Voo 
III.IP >---9 p----< INM 
M2 M6 
Figure (12) - Preamplification Stage 
17 
Decision Circuit 
The decision circuit is the heart of the comparator and should be capable of 
discriminating mV level signals. The circuit used in the comparator under test is shown in Figure 
(13). The circuit used positive feedback from the cross-gate connection of MS and M9 to increase 
the gain of the decision element. If io. was increased and io+ was decreased. switching took place 
when the drain-source voltage of M9 was equal to VTHN (threshold voltage) of MS. At this point, 
MS started to take current away from M7. This decreased the drain-source voltage of M7 and 








Figure (13) - Decision Circuit 
Output Buffer 
The final component in the comparator design is the output buffer or the Post amplifier. The 
main purpose of this circuit was to convert the output of the decision circuit into a logic signal. The 
output buffer should accept a differential input signal and not have slew-rate limitations. The 
output buffer stage is as shown in Figure (14). This is a self-biasing differential amplifier. An 
inverter was added on the output of the amplifier as an additional gain stage and to isolate any 








Figure (14) Self- biasing differential amplifier used as the comparator output 
buffer 
2.80p-Amp 
The term Op-Amp or Operational Amplifier refers to a high-gain dc amplifier that has a 
differential input and a single-ended output. The signal output voltage Vo was larger than the 
differential input signal across the two inputs by the gain factor of the amplifier. It was capable of 
sensing and amplifying DC and AC input signals. A typical Op-Amp consists of three basic 
circuits, a high-input impedance differential amplifier, a high-gain voltage amplifier, and a low-
impedance output amplifier (usually a push-pull amplifier). Figure (15) below shows the circuit 
symbol of an Op-Amp. 
VNoninv 
Vout 
Figure (15) Circuit Symbol of an Op-Amp 
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The most important characteristics of an op-amp are high input impedance, low output 
impedance, high open loop gain, etc. These are some of the characteristics studied in the tests. 
In addition to these, the closed loop gain and load tests were also studied. The Op-Amp can be 
configured in the inverting mode as well as the non-inverting mode and open loop or closed loop 
mode. Most of the tests were performed in the open-loop mode. Figure (16) shows the schematic 
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The biasing for the Op-Amp was applied from the PBias output of the Bias Generator. 
The INM is the inverting input and INP is the non-inverting input of the Op-Amp. The 
compensation capacitor was used to stop the output oscillations. The output was tracked by the 
INM input of the Op-Amp. The transistor connected to the Capacitor acts as a level shifter 
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(permitting the output to swing positive and negative). The output short-circuit protection was 
provided by the current-limiting transistor connected to the differential stage. In the Open Loop 
mode, there is no feedback from the output to the inputs and the voltage gain (Av) is maximum. In 
the closed loop mode, the input and the feedback resistors control the gain. lOp-Amp Handbook 
- Hughes and Handbook of Integrated Circuit Operational Amplifiers - Rutkowski] 
For an inverting Op-Amp, the closed loop gain is: 
Av = -RF/Rin = Voutl Yin 
For a non-inverting Op-Amp, the gain is: 
Av = 1 +RF/Rin = Voutl Yin 
2.9 Adjustable Voltage Regulator 
(16) 
(17) 
The Voltage Regulator was constructed using a combination of Operational Amplifier and 
voltage reference. The name adjustable applies because the output voltage was adjustable to 
any output required using the adjustable feedback resistance. This was constructed in the non-
inverting mode. The voltage regulator has an in-built input resistance of 25Kohms. The circuit 
constructed was a positive voltage regulator with the 25K resistor and the RADJ (Feedback 
Resistance) determining the gain. The voltage reference provides the reference voltage as well 
as the bias for the Op-Amp Circuit. The built-in resistor was a poly resistor laid using the L-Edit 
software with the dimensions of L=1759A and W=2A, where 1 A = 0.6 um. The block diagram of 







Figure (17) Block Diagram of the Voltage Regulator 
The Output Voltage is then given by: 
VOUT = V ADJ (R2/25K + 1) 
Where V ADJ = VOUT when R2 = a (18) 
For more information on the specifications, refer to the Adjustable Voltage regulator section in 
[Appendix Gj. 
22 
3.1 Software Tools 
CHAPTER 3 
METHODS 
The simulation software used in this thesis was T-Spice 8.0 (Tanner Version of SPICE), 
which is a part of the Tanner Tools EDA toolkit used for the design and simulation of the various 
integrated circuits [Appendix B]. T-Spice was used to solve a wide variety of circuit problems. The 
simulation model used was BSIMv3, level 49 and the model files for the circuits are obtained from 
the MOSIS site for the AMI 1.5um process. The model parameters are extracted from T38f.md 
and T39t.md model files for the transistors. For other integrated circuits, the model parameters 
are extracted from the T32q.md. These model files contained the process parameters for the 
various transistors and it was to be included in the Spice file as the process library. 
The circuit designs were developed using the S-Edit (Tanner version schematic editor). 
The highest level of the S-Edit hierarchy is the design file. Files contain modules, which in turn 
contain the primitives and references to other modules. The symbol mode consists of the shapes, 
ports and the properties of the circuit where as the schematic mode defines the connectivity of 
the primitives and lower-level modules within the higher-level modules. [Appendix A] 
The standard cells simulated and tested in this thesis were obtained from Tanner's Linear 
CMOS library for the AMI 1.5-um process. The parameters such as the length, width, area and 
perimeter are left as default for the standard cells. The scaling factor was set for the length of the 
circuit as I = 0.8um for the simulation to match that of the fabricated cells. L-Edit was the layout 
tool that uses elements drawn on layers to represent the masks that are used to fabricate the 
integrated circuit. 
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3.2 Measurement Techniques 
Prior to the measurements, care was taken not to cause Electrostatic discharge (ESD) 
damage to these transistors as the circuits lack ESD protection. Hence, a wrist strap, connecting 
to the ground, was used to prevent the damage to these circuits. Measurements for the circuits 
are taken manually or in some cases, via a computer controlled program-using HP-Vee. 
3.2.1 Automated Method 
The FETs were tested using the parametric Analyzer and the program used was written 
in HP-Vee. The FETs were mounted on the Test Equipment fixture. The drain/source (source in 
the case of PMOS) voltage, VDS , was varied from 0 to 5V for NMOS in steps of 50mV and -5 to 
OV for PMOS in steps of 1 OmV. The source of the NMOS and drain of the PMOS were connected 
to ground. The gate voltage, VGS , for both the NMOS and PMOS were stepped from 0 to 5V in 1 V 
steps. The output drain current along with the respective gate and drain voltages were stored in a 
text file. The design methodology adopted for the FET measurements is explained in section 3.3. 
Similarly, the I-V measurements for the poly-resistors were done using the Parametric Analyzer, 
with the resistor in the fixture, the HP-Vee program was written to sweep the voltage in steps of 
1 V and the current values were noted down. The results were stored in a text format. 
3.2.2 Manual Method 
For the DC measurements, the inputs were set using the Agilent E3630A triple output DC 
power supply and the outputs were measured from the HP 3457A Multimeter. For the AC 
measurements, apart from the power supply, the input signals were fed to the circuit using a 
20MHz function generator and the outputs were measured using the Oscilloscope. The average 
error for the DC conditions was calculated by the following equation: 
Error Percent = abs (Vmeas - Vsim)/abs (Vsim ) 
For some circuits, the measurements varied as follows: 
(19) 
• Voltage Reference - The output resistor value was initially set to 2.SK (since the circuit was 
scaled to 80% of its original dimensions) for the simulation and the data was logged. It was 
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noticed that, there was an erratic behavior seen at Vdd-2V, which may be due to some 
oscillations, and hence, this was discarded and the original value of 3K used on the output. 
The measurements for this circuit were taken using the multimeter to measure the output 
voltage and the power supply was varied in steps of 1 V from O-SV. The regulation was 
calculated as follows: 
l:l Vol l:l Vdd = VO (5V) - VO (2V) I 3 (20) 
• Bias Generator - The input was set using the DC power supply and varied in steps of 1 V from 
O-SV. The output was measured with the multimeter. 
• Current Mirror - The tests for the N-Current Mirror and P-Current Mirror were performed on 
the 2-18-03- mask as well as the 9-1S-03 mask set. The input was set through a 1 K resistor 
connected in series with a voltage supply and applying a voltage across this, so as to vary 
the current from 0-400 uA in steps of SOuA. The output was also connected to another 
terminal of the supply and a voltage of 3.SV was applied across this and the output current 
was measured using the multimeter. The currents were measured with no output load and 
output loads of 100 Ohms, 1 Kohm and 10Kohm respectively. Similar test was carried out with 
the P-Current Mirror without the output voltage supply connected across the output terminal. 
• Analog Buffer- The input signal fed was a sine wave with 1 Vp-p and a 1 .SV offset and the 
input was swept in powers of 10x Hz starting 1 Hz to 20MHz and output voltage noted down. 
For the load test, the bias voltage was set to Vbias=1 V and input voltage was varied in steps 
of O.SV upto the Vdd voltage value. The error calculation for the AC and load tests used was: 
Error Percent = abs (Vmeas - Vsim)/abs (Vmeas) (21) 
• Comparator- the measurements were obtained using three different equipment sets, HP 
multimeter 34S7A, Keithley 17S auto ranging multimeter and fluke 867B graphical multimeter. 
After obtaining the measured results from each of these instruments, a comparison was 
drawn. The resistance measurements of each of these meters were also taken and the 
instrument with the best sensitivity was chosen and measurements taken with this instrument 
were used for the comparison with the simulated results. The tests revealed that the HP 
multimeter and the Fluke meter showed good sensitivity and hence, values were measured 
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using both these meters. Since, the chip contained many other circuits apart from the 
comparator; the current measurements were not taken. The measurements were taken using 
a load of S10K on the output. Setting different bias voltages from 0-1/2 Vdd and choosing the 
bias voltage where the comparator switched, and setting this voltage, in this case, bias-OV, 
the outputs were measured. The input voltage was swept in steps of 500mV. The tests were 
performed for 2 different supply voltages, Vdd=3V and Vdd=SV. For Vdd=3V, reference 
voltage, Vref was set to 1/2Vdd = 1.SV and for Vdd=SV, Vref was set to 2.SV. 
• Op-Amp - The AC characteristics were performed by feeding a sine wave signal of 
Vinv=100mV from the 20MHz Agilent function generator for the Inv input. The Noninv input 
was set t01.3SV and Vdd=SV. The Bias was set by connecting the Bias pin of the Op-Amp to 
the PBias output pin of the Bias Generator. R1 =1 OK and R2=100K. In the non-inverting 
mode, the AC tests were performed by feeding a sine wave signal of 1.3SV offset and 
VNoninv=100mV from the 20MHz Agilent function generator for the Noninv input. Vdd=SV.The 
Bias was set by connecting the Bias pin of the Op-Amp to the PBias output pin of the Bias 
Generator. R1 =1 OK and R2=100K. Similar to the buffer tests, the input signal was swept in 
powers of 10x Hz starting 1 Hz to 20MHz and output noted down. 
• Adjustable Voltage Regulator - For the load test, two standard outputs were considered, 3.3V 
and SV outputs. For the SV output, the Op-Amp used in the circuit, was configured in the 
closed loop with R1=2S.96K and R2 (Feedback resistance) with 34.6K. The feedback 
resistance value was set to this value after experimenting with different resistor values to 
result in the SV output. The output was measured, by varying the output loads from 100 -
SOK Ohm, using the Fluke Meter. The Inverting input was connected through the closed-loop 
resistors to the ground and output terminals. The bias and non-inverting input are set from 
the VREF pin of the voltage reference .The supply voltage was set at SV. Measurements 
were obtained from only one die, as this configuration did not work for the other dies. The 
outputs on the other dies were of the orders of mY. The Output without any load was 4.996V. 
Hence, to maintain the output value at around SV, the 34.6K resistor for the feedback was 
used. With the other lower resistors this output value was not achieved. This was the closest 
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resistor value that gave the output value around 5V, for a VDD=5V. Similarly for a 3.3V 
output, the Op-Amp was configured in the closed loop with R1=25.96K and R2 (Feedback 
resistance) with 12.98K and the other measurements remain same as before. 
For the Output Characteristics test, with the same resistor configuration for the closed-loop, 
the supply voltage was varied in steps of 1 V from 0-10V and output was noted using the 
multimeter. 
3.3 Design Methodology for the FETs 
The FETs are initially tested for the repeatability and scalability for the measured data. 
The scalability for the FETs was also compared with the simulated data. The methodology used 
explains the different steps carried out while testing for the I-V Characteristics for the FETs. The 
methodology used for the optimization is as shown in the section below. For the scaling tests, the 
19.2x1.6 um transistor was used as the primary transistor and the other transistor sizes were 
scaled with respect to this. The current, los was compared at VGs= 1, 3 and 5V and Vos= 1,3 and 
5V, respectively, and the error measurement was performed by using the following equation: 
Error %: = ABS (([los138.4 and 76.8 urn FETs)-2*(los) 19.2urn / (los) 19.2urn) (22) 
The average scaling error calculated between the other FETS and the measured 19.2 um 
FET was calculated using the above equation. Since there was limited availability of the 
fabricated FETs in terms of the sizes, the comparison was done between the 19.2um, 38.4um, 
57.6um and 76.8um FET sizes and from the results it was noticed that there was good agreement 
in the scalability between these sizes. 
The repeatability tests were done over two days and for each FET size, two tests were 
performed on each of these days. The average error was obtained by comparing the measured 
current values at the 18 different bias pOints namely, VGs= 1,3 and 5V and Vos = 1,3 and 5V. 
For optimization, the average current error method was used where the error was calculated by 
taking the absolute difference between the measured and simulated data at the 18 different bias 
points at the optimized and default M values. M is the multiplicity factor. 
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The average errors between the simulated and measured data were calculated in two 
ways. The First method was by using the percentage error method and the second method was 
by calculating the average error in terms of actual currents. In the percentage error calculation 
method, all the I-V curves were equally weighted. However, the fit around Vt can typically be 
orders of magnitude different between measured and simulated results, which would skew the 
comparison significantly. Hence, to solve this problem, the data around Vt was not included or 
use the second method of error calculation of just comparing actual currents. 
In addition to optimizing the multiplicity factor, M, other modeling parameters were also 
considered for the FET optimization. The threshold values for the FETs were changed to get a 
better fit in the larger V9S regions of the I-V curve. This optimization indicated that by optimizing 
the Vt value, better fit at the higher V9S regions was obtained at the cost of reducing the fit in the 
lower Vgs regions. Hence, the simulations were performed for the default threshold voltage value 
for the NMOS and PMOS FET. The error calculation using the percentage error method was 
done using the following equation: 
Error % = Average [(Measured Ids value/Simulated IdS value) VGS, VDS=O.5V] (23) 
The equation used for the error calculation using the average current error method was: 
Actual Error = Average [(Measured Ids value - Simulated Ids value) VGS, VDS=O.5V] (24) 
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Yes 
Measure the I-V data for all available 
NMOS and PMOS FETs. 
Perform the repeatability test: 2 
tests/day over 2 days. 
Select 18 separate bias points from all 3 
MOSFET operating regions using data 
from a single FET in the middle of the 
range 
Determine how all MOSFETs scale with 
respect to Ids: L=1.6um and w= 2.4um; L= 
1.6um and W = 19.2um; L=1.6um and 
W=1R 411m' I =1 Rllm ~nrl W=7R Rllm 
Use the 1.6umX24um size to optimize the M 
value in the 8SIM3 model for the smallest 
average error current between measured and 
simulated NMOS and PMOS FETs. 
Determine average error current for w = 
2.4um, 19.2um, 38.4um, 57.6um and 76.8um 
for a single average FET using optimum M 
determined above. 
Compare against MOSIS default optimized 
values and generate the measured vs. 
simulated I-V curves. * 
Figure (18) Design Methodology Flowchart 
Determine Source 
of variation. 
*For the future modeling, the tests will be performed for the 2.4um, 4.8um, 9.6um, 19.2um, 
38.4um and 76.8um FETs. 
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For the 2-18-03 Mask Set, the tests were performed only on the 19.2x1.6 um die and all 
data collected and scaled with respect to this die size which falls in the middle of all the die sizes. 
The NMOS FETs did not require any optimization since the measured and simulated data were in 
close agreement with each other, changing the Dsub value after reviewing some other modeling 
parameters optimized the PMOS FET. This is explained in the following section. 
3.4 Modeling of the FETs 
For the modeling of the PMOS FETs, some other parameters that affect the I-V and C-V 
calculations were evaluated. The parameters were: uO, Dsub, Drout, BetaO, AlphaO, Is, Nfactor, 
PSCBE1, PSCBE2, Delta and PCLM. These parameters are discussed in detail below. Some of 
these parameters affect only the I-V curves while the others affect the C-V curves as well. 
[MOSFET Models for SPICE Simulation -William Liu] 
The parameters that affected the I-V calculations (DC) only were Delta, uO, PCLM, Drout, 
Nfactor, PSCBE1 and PSCBE2. The parameters that affected the I-Vas well as C-V calculation 
were VI and Dsub. Also, some parameters that are devoted to the substrate current due to impact 
ionization were dealt with. They are BetaO and AlphaO.The output average error between the 
simulated values and the measured value was calculated as follows: 
Error = Average [(abs (measured data - simulated data)/simulated data) VGS, VDS 0-5V] (25) 
(1) AlphaO - It is the first parameter of the substrate current due to impact ionization. 
When Vds was high, a large voltage drop across the depletion region near the drain was 
observed. The resultant high field accelerated the electrical carriers as they flow through the 
channel. If these accelerated carriers acquire enough energy, they generate electron-hole pairs 
upon impacting the lattice. The generated holes move in the direction of the field toward the 
substrate. The portion of the bulk terminal current (Is) due to these holes from impact ionization is 
denoted as Isub in BSIM3. In BSIM3, Isub is modeled as: 
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Isub = (AlphaO/ Left + alpha 1) (V ds - V ds, eft) exp [- BetaO/ (V ds - V ds, eft)] X Ids (26) 
where, Vds, eft is the smoothing function defined in BSIM3 to smooth out the transition between the 
linear and saturation region, It is identical to Vds when the externally applied Vds was small, and 
saturates to Vds, sat when Vds was large. Alpha1 is the modified first parameter to account for 
length variation in the calculation of Isub.AlphaO was set to the default and the units are mN where 
m- meter and V-volts. NMOS has a higher substrate current than PMOS for a given bias and 
hence AlphaO is expected to be larger for NMOS than the PMOS. In this research, this parameter 
was not included in the model file, so the parameter AO was replaced with this parameter and 
observed the impact it had on the I-V calculation was observed. The default values of AO, for 
NMOS = 0.552232 and for PMOS as 0.1 and the error between the simulated values with AO and 
AlphaO computed. These values were tested for the buffer circuit. 
(2) BetaO - It is the second parameter of the substrate current due to impact ionization. The 
relationship between the BetaO and Isub was as given in the equation (26). BSIM3's impact 
ionization model was accurate only when the impact ionization current was small. When Beta was 
less than zero, BSIM3 equates the substrate current due to impact ionization to zero. It is set to a 
default value of 0 for BSIM3 and the unit is V-1 where V is volts. The model file that was used for 
the simulations did not include this parameter and this value was set to 30 as well as 300. 
3) Delta - It is the effective Vds smoothing parameter. Delta is the parameter used to control the 
curvature of the transition between V ds = 0 and V dS» V ds, sat. The V ds, eft function is given by: 
(27) 
where, Vds, eft is the smoothing function used to smooth the transition between the linear and 
saturation regions, is equal V ds when V ds approaches 0 but asymptotically tends to Vds, sat when 
Vds is high, The larger the value of Delta, the faster the Vds, eft starts to make the transition from 0 
to V ds, sat' Generally Delta can vary from 0.001 to 0,1 to result in a good fit between the simulation 
and measured data, In the model file, this was set to 0.01 and was changed to 0.001, since the 
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I-V curves at the higher Vgs value needed to be pulled down. 
(4) Drout - (default-0.56, unit less) 
It is the Lew dependence exponent in the drain-induced barrier-lowering's (DIBL) 
correction on the early voltage. This is explained in detail in the PCLM modeling parameter 
section. The default value for the Drout (PMOS) in the model files is set to 9.96E-04. This value 
was changed from 0-1 in steps of 0.5 and output evaluated. 
(5) Dsub - Leff - dependence exponent of the drain- induced barrier lowering (DIBL) effects on the 
threshold voltage. The default of Dsub was set to the value of Drout specified in the SPICE 
parameter set. If Drout was not specified, then Dsub is defaulted to 0.56. Dsub is the parameter 
used to control the amount of ~ Vt. DIBL as a function of Leff, where ~ Vt, DIBL is the drain-induced 
barrier lowering around the threshold voltage value. The threshold voltage in BSIM3 is expressed 
as 
Vt = Vtho + ONP (to Vt, body-effect - to Vt, charge-sharing - to Vt, DIBL + to Vt, reverse_short_channel + 
to VI, narrow-width + to Vt, small-size) (28) 
where, ()NP is + 1 for NMOS and -1 for PMOS. The DIBL component is given by, 
toVt, DIBL = [exp (- Dsub Leff/2LtO) + 2exp (-DSUB Leff/LtO)] (ETAO + ETAB. VBS) x VDS, (29) 
where, LtO = (£s Xdep, 0/ C' ox) Y2 ,Xdep,o, the depletion thickness in the substrate at zero bulk bias., 
toVt, body-effect - The voltage observed when there is a large reverse bulk-source bias (VBS)·, toVt, 
charge-sharing - The voltage observed due to short-channel transistors, to VI, reverse_short_channel - Voltage 
in short-channel transistors with large NLX., to Vt, narrow-width - Voltage seen in narrow-width devices, 
tovt, small-size - Voltage seen due to narrow-width and short-channel transistors., £s - Dielectric 
constant, ETAO - (default - 0.008) - DIBL coefficient for threshold voltage calculation, ETAB -
(default = -0.07, unit= V- 1) - bulk-bias coefficient of the DIBL effects, and C' ox - Oxide 
capacitance per unit area. 
DIBL was a short-channel effect. In short-channel devices, as Vds changes, there was 
noticeable change seen in the surface potential. When VdS increases, the barrier blocking the 
32 
carriers in the drain from entering the channel diminishes, and the device turns on sooner. Vds 
induce this barrier lowering. Hence, it was referred to as drain induced barrier-lowering effect. 
Dsub is a parameter used to control the amount of tNt. OIBL as a function of Leff. Negative Dsub 
can cause the exponential function in equation (25) to approach infinity. Dsub should always be 
positive. 
(6) NFACTOR - It is the sub threshold turn-on swing factor. The drain current increases 
exponentially with VGS in the sub threshold region. n is referred to as the ideality factor adapting 
to the terminology used for describing the diode current. The ideality factor in MOS was always 
larger than 1 and was bias-dependant. 
n= 1 + C'dep + CIT/ C'ox, (30) 
where, C'dep is the depletion capacitance per unit area in the bulk, CIT is the interface 
capacitance per unit area and C'ox is the oxide capacitance per unit area. In BSIM3, the ideality 
factor equation was modified as below: 
n = 1 + NFACTOR. C'dep/C'ox + CIT/ C'ox + (CDSC + CDSD. Vos + CDSCB. VBS / C'ox) X 
[exp (-DVT1 Left! 2Lt) + 2 exp (- DVT1 Le~ Lt)] (31) 
The last term in the above equation was meant for the charge sharing correction in short 
channel devices. It was used to model the effects from the coupling capacitances between the 
drain or source to the channel. CDSC, CDSDC and CDSCD should be positive numbers, 
whereas CDSCB should be negative (since VBS in normal operation was negative). The default 
values CDSC, CDSDC, and CDSCB are 2.4 x 10 -4 (F/m\ 0 and 0, respectively. Generally, when 
the absolute values of any of the three parameters exceed 0.1, some kinks in simulated drain 
current may develop under certain bias condition. NFACTOR is the main BSIM3 parameter that 
modifies the sub threshold ideality factor. Apart from this, VOFF was used to fit the transistors' off 
current. NFACTOR can then be optimized independently. The NFACTOR can be used to fit the 
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sub threshold slope. The VOFF and NFACTOR are interrelated and the change in one of these 
parameters affects the other. The NFACTOR was set to a default value of 1 and it is unit less. 
The Nfactor value was decreased from the default of NMOS = 0.5740385 and PMOS = 
0.2508342 to NMOS = 0.0385776 and PMOS = 0.1597389 (typical slow-fast model values) 
(7) PCLM - It is the channel-length modulation parameter in the calculation of the drain current. 
The default value is 1.3 and this parameter too is unit less. In long-channel MOSFETs, the 
current remains constant with Vos once Vos exceeds VDS, Sat. In short-channel devices, there 
was some finite of slope to the current due to a combination of the channel-length modulation and 
DIBL (drain-induced barrier-lowering) effects. In short channel devices, VA, CML-OIBL, gives the early 
voltage where the dependence of the early voltage on the channel-length modulation and drain-
induced barrier-lowering effects are seen. This was calculated as shown below: 
VA,CML-OIBL= 1+ PVAG. (VGS-Vt). Ueftl (2 VSAT. Left) I (PCLM. f1 + Grout (1+ PDIBLCB. VBS). f2, (32) 
where, Grout = PDIBLC1 X [exp (-DROUT Left/2LtD) + 2exp (-DROUT Leftl LtD)] + PDIBLC2, and f1 
and f2 are functions of Abu1k. The parameters PVAG, PCLM, DROUT, PDIBLC1, PDIBLC2, and 
PDIBLCB, affect only short-channel devices. PVAG was set to 0 and is the gate-bias dependence 
of the early Voltage. PDIBLCB is the body-effect coefficient to the DIBL's correction on the early 
voltage. PDIBLC1 and PDIBLC2 are the first and second coefficients of DIBL's correction on the 
early voltage. In the model file, the values were set as 1e-9, 1e-10 (default in the model) and 1e-
11. 
(8) PSCBE1- It is the first high-voltage drain-conduction modification factor. It is set to a default 
value of 4.24X 108 with the units Vim. It is meant to model the drain current increase at high Vos, 
due to the increased current caused from impact ionization. The drain terminal current in BSIM3 
models are given by: 
10 = los {1 + (Vos - Vos, eft) X PSCBE2 I Left exp [- PSCBE1. Litl Vos - Vos, eft]}, 
where, the variable Litl is: Litl = (EslEox Tox. XJ) y, (33) 
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BSIM3 calculates the effects of the impact ionization on the drain terminal current, but not the 
bulk terminal current. Hence, PSCBE1 and PSCBE2 were considered as the fitting parameters. 
(9) PSCBE2 is the second high-voltage drain-conduction modification factor. This is set to a 
default value of 1 X1 0.5 with a unit of mN. It is related to the drain terminal current as given in the 
equation (28). The PSCBE1 and PSCBE2 were set to 1 E30 and 0 (BSIM3 values) respectively 
from the default values in the model, 2.179583E9 and 5E-1O for NMOS and 3.522972E9 and 
5.285524E-10 for PMOS respectively 
(10) uO (default = 0.067 for NMOS and 0.025 for PMOS, unit = m2 / V-s) zero-field mobility in the 
universal mobility formulation, when the device operating temperature is equal to TN OM (the 
temperature at which the model parameters are extracted). BSIM3 offers three mobility models, 
all of which are slight variations of the universal mobility model. When the device temperature in a 
circuit simulation is not equal to TNOM, BSIM3 adjusts the uO parameter by a factor: 
uO (T device) =uO (TNOM) X (T device + 273.15/ TNOM + 273.15) UTE, (34) 
where, uO (TNOM) is the uO specified in the parameter set, whereas uO (Tdevice): the mobility value 
actually used for the I-V and C-V calculations. The parameter UTE specifies the amount of 
temperature dependence of the mobility variation. This value was varied from 620 (default) 
10,000 in the following order 620,1000,5000 and 10000 for NMOS while it was changed from 
236(default) to 50,100,236 and 500.Apart from the above parameters, the saturation current was 
modified from the default in the model of 0 to 1 E-14 [obtained from SPICE help manual]. The 




RESULTS AND DISCUSSION 
The results obtained for the 1.6 um FETs are shown in the tables that follow with the 
scalability and repeatability test data. The results obtained for the other FET sizes are tabulated 
in [Appendix DJ. Tables 2-3 and 4-5 show the NMOS FET and PMOS FET results, respectively, 
obtained using the two error methods. For the percentage error method, the absolute average 
error calculated using the default model values between measured and simulated results for the 
19.2um, 38.4um, 57.6um and 76.8um NMOS FETs was 7.74% and the absolute average error 
calculated using the optimized model values between measured and simulated data for the 
19.2um, 38.4um, 57.6um and 76.8um NMOS FETs was 5.28%. Using the average error current 
method, the absolute average error current calculated using the optimized model values, between 
measured and simulated results for the 19.2um, 38.4um, and 76.8um NMOS FETs was 137.40 
uA. The absolute average error current calculated using the default model values between 
measured and simulated results for the 19.2um, 38.4um, and 76.8um NMOS FETs was 154.83 
uA. The Student's paired t-Test was performed on the error data from Table 3 using Minitab 
software. It indicated that there was a significant change. With the 95% confidence interval, the 
mean difference between the two sets, optimized and default values, was (-0.000068, -0.000016), 
and with the 99% confidence interval it was (-0.000078, -0.000007). In this case, there was a 
greater than 99% probability that the error was reduced. The "p" value for this test was found out 
to be 0.002. Statistically, the base hypothesis, which states that the error is the same in both 
cases, optimized and default, could be rejected in favor of the alternate hypothesis, which is that 
the optimized model has lower error. 
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Table 2 - UnOptimized and Optimized data using Percentage Error method for 19.2x1.6 um 
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Table 3 - UnOptimized and Optimized data using Average Error Current method for 
19.2x1.6 um NMOS FET. 
W = 19.2um Using the optimized values of Vt Using the default values of Vt = 
&L=1.6um = 0.48 V and M = 1.05 0.48 V and M = 1 
Ids Error Ids Error 
Simulated Factor Simulated Factor 
Ids wI Meas. Ids wI Meas. Vs 
Measured Vt=0.48V VsSim. Measured Vt=0.48V Sim. 
Vgs Vds with dual and (SMU- with dual and M = (SMU-
lV) (V) SMUs M = 1.05 Sim) SMUs 1.0 Sim) 
Oie#3 Oie#3 
(A) (A) (A) (A) 
0 1.0 1.21 E-ll 1.966E-ll 7.S8E-12 1.21 E-ll 1.88E-ll 6.&9E-1~1 
0 3.0 2.79E-ll 2.902E-ll t.1SE-f2 2.79E-ll 2.78E-ll 7,90e .. 14 
0 S.O 4.08E-ll 3.837E-ll 2J«Ja~12 4.08E-ll 3.68E-ll ,S.saE~12 
II ,., ." . ... 1.0 1.0 1.34E-04 1.418E-04 1.34E-04 1.3SE-04 7.00S107( 1.0 3.0 1.S6E-04 1.601 E-04 1.S6E-04 1.S2E-04 :S:87E .. 061 1.0 S.O 1.74E-04 1.746E-04 1.74E-04 1.66E-04 .' it.'S7E40S\' 
:II .","'", 2.0 1.0 7.S7E-04 7.188E-04 7.S7E-04 6.8SE-04 7~gaE~i 2.0 3.0 8.72E-04 8.316E-04 8.72E-04 7.92E-04 8.<ME~Q51 .. . .. 




3.0 1.0 1.37E-03 1.287E-03 7~99E.D5 1.37E-03 1.23E-03 t41EHM 
3.0 3.0 1.79E-03 1.7S2E-03 4;16£:..05 1.79E-03 1.67E-03 1.256..04. 
3.0 S.O 1.87E-03 1.816E-03 '5~7~i~Q5 1.87E-03 1.73E-03 1..:f4E~:' 
LI'.,,··· , , 
4.0 1.0 1.86E-03 1.7S7E-03 .9.94E~ 1.86E-03 1.67E-03 11,836..04, 
4.0 3.0 2.79E-03 2.789E-03 7.00E .. 07 2.79E-03 2.66E-03 ··,tS2E~<M\1 
4.0 S.O 2.89E-03 2.890E-03 3;601$100' 2.89E-03 2.7SE-03 1.4tS..o41 
i .,.i··· .• ,. " '" ,. 
S.O 1.0 2.26E-03 2.141 E-03 1,21E~ 2.26E-03 2.04E-03 ..2.23E .. 04 i, 
S.O 3.0 3.80E-03 3.88SE-03 8J8oe:~D5 3.80E-03 3.70E-03 
II S.O S.O 3.9SE-03 4.066E-03 .1l~1E..o4 3.9SE-03 3.87E-03 '7. .... . l'· ... .. , . AVG Error 4a.~. AVG Error ' •. : .. . ... ~ SO Error 1 .• 1:04)6 SO Error "'~04 
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Table 4 - UnOptimized and Optimized data using Percentage Error method for 19.2x1.6 um 
PMOS FET. 
w= 
19.2um& L = Using the optimized values of Vt Using the default values of Vt 
1.6 um = -0.84 V and M = 0.9 = -0.84 V and M = 1 
Error Error 
Ids Ids Factor Ids Ids Factor 
Vgs Vds Measured Simulated Meas. Measured Simulated Meas. 
with dual wI Vt=- Vs with dual w/Vt=- Vs (V) (V) SMUs 0.84Vand Sim. SMUs 0.84Vand Sim. 
Oie#3 M =0.9 (SMut Oie#3 M = 1 (SMUI 
Sim) Sim) 
CA) CA) CA) (A) 
0.0 -1.0 -1.452E-11 -1.53E-12 9.521 -1.452E-11 -1.625E-12 8.935 
0.0 -3.0 -2.584E-11 -4.53E-12 5.706 -2.584E-11 -4.630E-1::: 5.582 
0.0 -5.0 -4.036E-11 -8.02E-12 5.032 -4.036E-11 -8.119E-12 4.971 
-1.0 -1.0 -1.827E-07 -5.25E-06 ~ -1.827E-07 -6.360E-0€ ".D.Q2~f -1.0 -3.0 -3.419E-07 -2.46E-05 -3.419E-Ol -2.830E-Oji ···0012'1 -1.0 -5.0 -5.529E-07 -5.36E-05 -5.529E-07 -5.954E-05 
,' .. ~ 
. ',.'. 
:' ' . 
-2.0 -1.0 -1.112E-04 -1.21 E-04 
','I -1.112E-04 -1.366E-04 'n.at -2.0 -3.0 -1.406E-04 -1.89E-04 -1.406E-04 -2.115E-04 ,Q.~~, -2.0 -5.0 -1.600E-04 -2.60E-04 -1.600E-04 -2.884E-04 .0.55 
, 
.. 
'. CL .. 
-3.0 -1.0 -3.031 E-04 -2.82E-04 tot. -3.031 E-04 -3.150E-04 .·.·.0,96.· 
-3.0 -3.0 -4.403E-04 -4.59E-04 ().1i6 -4.403E-04 -5.119E-04 ·.'.o,E;E 
-3.0 -5.0 -4.909E-04 -5.64E-04 ·· .. 0.$7· ..• ' -4.909E-04 -6.268E-04 0'78 
.. n, ,h 
' . 
.... 
-4.0 -1.0 -4.610E-04 -4.16E-04 1.11···· -4.610E-04 -4.631 E-04 .' .. "," ,1,.00,· 
-4.0 -3.0 -7.696E-04 -8.03E-04 .•. 0.96,'" -7.696E-04 -8.933E-04 ·····86·· 0 •. '. 
-4.0 -5.0 -9.000E-04 -9.38E-04 "0.16' -9.000E-04 -1.042E-03 .,a.olf 
.' 
.,,".::. '.,.:".: 
-5.0 -1.0 -5.926E-04 -5.24E-04 ~ -5.926E-04 -5.823E-04 ., .... ,1.02 -5.0 -3.0 -1.190E-03 -1.17E-03 -1.190E-03 -1.298E-03 ;!'O~92' -5.0 -5.0 -1.353E-03 -1.37E-03 -1.353E-03 -1.517E-03 '·,0089' 
AVG Error ::'2"'''''''''''''' 1 ••.••. 1.11% AVG Error 'If''rd :3 /1.. 
SO Error G:~n SO Error ".-" 
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Table 5 - UnOptimized and Optimized data using Average Error Current method for 
19.2xl.6 um PMOS FET. 
W = 19.2um Using the optimized values of Vt Using the default values of Vt 
& L = 1.6 um = -0.84 V and M = 0.9 = -0.84 V and M = 1 
Ids Error Ids Error 
Vd Ids Simulated Factor Ids Simulated Factor Vgs Measured 
w/Vt=- Meas. Measured w/Vt=- Meas. Vs (V) s with dual VsSim. with dual Sim. (V) 0.84Vand 0.84Vand SMUs M =0.9 (SMU- SMUs M = 1 (SMU-Sim) Sim) 
Oie#3 Oie#3 
(A) (A) (A) (A) 
0.0 -1.0 -1.4S2E-11 -1.S3E-12 1.30E-11 -1.4S2E-11 -1.62SE-12 1.29E-11 
0.0 -3.0 -2.SS4E-11 -4.S3E-12 2.13E-11 -2.SS4E-11 -4.630E-12 2.12E-11 
0.0 -S.O -4.036E-11 -S.02E-12 3.23E-11 -4.036E-11 -S.119E-12 3.22E-11 
-1.0 -1.0 -1.S27E-07 -S.2SE-06 ~.l)'1I:.(J6> -1.S27E-07 -6.360E-06 6.·1PE~OO 
-1.0 -3.0 -3.419E-07 -2.46E-OS 2.43E..Q$ -3.419E-07 -2.S30E-OS 2~®E~OO 
-1.0 -S.O -S.S29E-07 -S.36E-OS ~:3tiEo!b5 -S.S29E-07 -S.9S4E-OS 5iOOS~M 
.X, 
••••• 
.: h.· .!.! 
-2.0 -1.0 -1.112E-04 -1.21 E-04 .lX)1.E~5 -1.112E-04 -1.366E-04 . ····'~El05 2.~ .'. 
-2.0 -3.0 -1.406E-04 -1.S9E-04 4j3Qr;~05 -1.406E-04 -2.11SE-04 1i10E~b5 
-2.0 -S.O -1.600E-04 -2.60E-04 9~9Ei'OO -1.600E-04 -2.SS4E-04 1~2ge;ot 
• h.! i .• .... , .. 
. > 
-3.0 -1.0 -3.031 E-04 -2.S2E-04 ~fi -3.031 E-04 -3.1S0E-04 1;;aJ$~ -3.0 -3.0 -4.403E-04 -4.S9E-04 -4.403E-04 -S.119E-04 1.17;6-05 
-3.0 -S.O -4.909E-04 -S.64E-04 7faaE~05 -4.909E-04 -6.26SE-04 ~.36Ii .. Q.1 
I, .. 
-4.0 -1.0 -4.610E-04 -4.16E-04 .~: -4.610E-04 -4.631 E-04 2,03E~ -4.0 -3.0 -7.696E-04 -S.03E-04 -7.696E-04 -S.933E-04 ~~24E~' 




-S.O -1.0 -S.926E-04 -S.24E-04 a:~5E~b5 -S.926E-04 -S.S23E-04 11,03S-b5 
-S.O -3.0 -1.190E-03 -1.17E-03 2~21E~5 -1.190E-03 -1.29SE-03 1~OOE,;04 
-S.O -S.O -1.3S3E-03 -1.37E-03 1.22E..Q$ -1.3S3E-03 -1.S17E-03 t~64E~D4 
AVG Error S~gl • .iQ$ AVG Error i~2"~O$ 
SO Error 2.67E~. SO Error 11.10S-05 
For the PMOS FETs, the average error percentage calculated, using the percentage 
error method, for the optimized model between measured and simulated results for 19.2um, 
3S.4um, S7.6um and 76.Sum PMOS FETs was 32.03 %. The absolute average error percentage 
for the default model between measured and simulated results for the 19.2um, 3S.4um, S7.6um 
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and 76.8um PMOS FETs was 39.02 %. Using the average current error method, the absolute 
average error current for the optimized model between measured and simulated results for the 
19.2um, 38.4um, 57.6um and 76.8um PMOS FETs was 249.0 uA. The absolute average error 
current for the default model between measured and simulated results for the 19.2um, 38.4um, 
57.6um and 76.8um PMOS FETs obtained was 393.1 uA. The Student's paired t-Test performed 
on the error data from Table 5 indicated that with the 95% confidence interval, the mean 
difference between the two sets, optimized and default values, was (-0.000066, -0.000003). 
Hence, it depicts with greater than 95% confidence that the error was reduced with the optimized 
model (difference < 0 means error is smaller). The 99% confidence interval on this difference was 
(-0.000078, 0.000009). The "p" value for the t-Test was 0.017, i.e., there was only a 1.7% 
probability that the error was the same in both cases. Typically, the base hypothesis is rejected if 
the p values are smaller than 0.05. 
The scalability between the various sizes calculated for the NMOS and PMOS FETs are 
as shown in the Tables 6 and 7. The least square fit error (1_R2) % for all the gate voltages was 
less than 1 %. The data in Table 6 shows that the measured DC data from the NMOS FETs scale 
well linearly The data shows less than a 2% current scaling error from the 19.2um, 38.4um, and 
76.8um FETS at Vgs = 3 and 5 V. Operating close to Vt increased the average scaling error to 
about 6%. 
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Table 6 - Scalability data for NMOS FETs. 
Error %: Error %: Meas vs. 
Transisto Ideal Meas 
r Width Vds Vgs=1V Calc Vgs=3V vs.ldeal Vgs=5V Calc (um) from from 24 19.2 um 
urn FET FET 
W (V) Ids (A) Ids (A) Ids (A) 
19.2 1 1.34E-04 n/a 1.37E-03 n/a 2.26E-03 
19.2 3 1.56E-04 n/a 1.79E-03 n/a 3.80E-03 
19.2 5 1.74E-04 n/a 1.87E-03 n/a 3.95E-03 
38.4 1 2.82E-04 4.70% 2.78E-03 1.51% 4.54E-03 
38.4 3 3.31 E-04 5.46% 3.65E-03 1.79% 7.67E-03 
38.4 5 3.69E-04 5.96% 3.81 E-03 1.72% 7.96E-03 
76.8 1 5.69E-04 5.53% 5.44E-03 0.56% 8.76E-03 
76.8 3 6.66E-04 6.17% 7.22E-03 0.60% 1.51 E-02 
76.8 5 7.43E-04 6.55% 7.52E-03 0.37% 1.56E-02 
Average scaling error 
calculated from Meas. 19.2 
/-Lm FET 5.73% 1.09% 
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Figure (19) Least square (LSQ) plot for NMOS FETs at Vgs = 1V and Vds= 3V. 
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Table 7 - Scalability Data for PMOS FETs. 
Error %: Error %: Error %: 
Transistor Meas vs. Meas vs. Meas vs. 
~idth (urn Vds Vgs=-1V Ideal Calc Vgs=-3V Ideal Calc Vgs=-5V Ideal Calc from 19.2 from 19.2 from 24 
urn FET urn FET urn FET 
W (V) Ids (A) Ids (A) IdS (A) 
19.2 -1 -1.B3E-07 n/a -3.03E-04 n/a -5.93E-04 n/a 
19.2 -3 -3.42E-07 n/a -4.40E-04 n/a -1.19E-03 n/a 
19.2 -5 -5.53E-07 n/a -4.91 E-04 n/a -1.35E-03 n/a 
3B.4 -1 -4.B1 E-07 24.07% -5.B4E-04 3.B5% -1.12E-03 5.62% 
3B.4 -3 -9.24E-07 26.03% -B.57E-04 2.71% -2.2BE-03 4.30% 
3B.4 -5 -1.50E-OE 26.25% -9.61 E-04 2.20% -2.62E-03 3.27% 
76.B -1 -6.93E-07 5.47% -1.15E-03 5.67% -2.11 E-O~ :~~t5~i;J 
76.B -3 -1.33E-OE 2.61% -1.69E-03 4.39% -4.52E-03 5.44% 
76.B -5 -2.19E-OE 1.1B% 
-
-1.B9E-03 4.15% _ -5.15E-OJ 5.04% 
Average scaling error 
calculated from Meas. 19.2 
)..lm FET 14.27% 3.83% 6.03% 
Transistor Width vIs Current (Ids) - (Vgs= -1V, Vds= -3V) 
-1.6E-06 Trendline Equation 
-1 E-08x - 1 E-07 



















Figure (20) Least square (LSQ) plot for PMOS FETs at Vgs = -1 V and Vds= -3V. 
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The cell highlighted in Table 7 is an outlier. The Least Square Fit Error (1-RI\2) % for Vgs 
= -3 and -5 V is <1 % and that for Vgs = -1 V is 8%. From this data it is observed that the 
measured DC data from the PMOS FETs scale well linearly. The data outputted less than a 5% 
current scaling error from the 19.2um, 38.4um, and 76.8um FETS at Vgs = -3 and -5 V. Operating 
close to Vt increased the average scaling error to about 15%. 
The repeatability tests were performed on 3 different FET sizes, namely, the 19.2um, 
38.4um, and 76.8um of the FETs. Tables 8-9 show the repeatability test performed on the 
19.2x1.6um NMOS and PMOS FETs, respectively. The average error calculations evaluated for 
NMOS FETs shows that the data for all the FETs were repeatable with an error < 0.5%. 
Operating close to Vto however, results in a large error and hence, the data obtained at Vgs= OV 
was omitted. The above average error calculations evaluated for the PMOS FETs shows that the 
data for all the FETs were repeatable with an error 1 %. Operating close to Vto however, resulted 
in a large error and hence, the data obtained at Vgs= -1 V was omitted. 
44 
Table 8 - Repeatability Data for 19.2x1.6 um NMOS FET. 
Worst % Worst 
W = 19.2um & L = 1.6 um 
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Table 9 - Repeatability Data for 19.2x1.6 urn PMOS FET. 
Worst % Worst 
W = 19.2urn & L = 1.6 urn 
The results of the modeling parameters, for the PMOS FETs on the 2-18-03-mask set, 
are tabulated in [Appendix D]. From the above tabular data, observations indicated that the 
transistors simulated with the default multiplicity factor resulted in very different results from that 
of the fabricated cells and by changing the multiplicity factor in the simulation and the DSUB 
parameter for the PMOS FET in the model file, results were closer to that of the measurements. It 
was also observed that the transistors of larger channel width resulted in better results compared 
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to the smaller transistor size. The modified multiplicity factor for NMOS was M=1.05 and M=0.9 
for PMOS for the 9-15-03-mask model. With these M values, the average error in the voltages 
seen was the lowest and the best results were observed. It is also noticed that the change in the 
Dsub value, from the default of 0.2873 to 0.4373, for the PMOS FET resulted in I-V curves giving 
a better fit at the lower Vgs values, Le., from 0-3V. The Dsub for the NMOS FETs was set to 1. 
This value was not changed for the modeling because the accuracy didn't improve. However, the 
specific effect of the Dsub parameter could not be isolated because a change in Dsub changes a 
number of subsequent variables resulting in a "chain reaction." 
The Current error calculation indicated that for the optimized model, the average current 
error between the 19.2um, 38.4um, 57.6um and 76.8um PMOS FET was 126.1 uA compared to 
the 327.6 uA obtained for the unoptimized model. For the NMOS FETs, the average current error 
between the 19.2um, 38.4um, and 57.6um was 137.4 uA with the optimized model as compared 
to the 154.8 uA with the unoptimized or default model. The 76.8 um FET for the NMOS was not 
considered because the optimized model didn't improve the error over the unoptimized model 
The I-V characteristic plots for the NMOS and PMOS FETs for the optimized and 
unoptimized values are shown in figures (21) and (22). As can be seen the NMOS and PMOS 
FETs optimized values more closely matches the values measured for all four FET sizes. Also, 
figures (23) and (24) show the entire standard cell library in the schematic and layout form 
respectively, used for the FET testing. The chained lines in the figures (21) and (22) indicate the 
simulated data and the solid line indicate the measured data. 
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Figure (21) Measured vis Unoptimized simulated plot and measured vis optimized 
simulated plot of 19.2x02um NMOS FET. 
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Figure (22) Measured vis Unoptimized simulated plot and measured vis optimized simulated plot 
of 19.2x1.6um PMOS FET. 
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Figure (23) Schematics for the FETs 
Figure (24) Layout for the FETs. 
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4.2 Poly Resistors 
The measured resistance was compared with that obtained from the calculations. The 
calculations used for the resistance measurements were discussed in Chapter 2. From the 
calculations, it was noticed that the resistor designed at UofL was more accurate than the one 
designed by Tanner Research Inc. The error calculations were obtained without considering the 
contact resistance since, this data was unavailable from MOSIS. The Error relationship between 
the measured and calculated resistances is shown in Figure (25). 
Table 10 - Resistor Calculations. 
Resistor Values (KOhms) Error Calculation 
Avg SO ~alculated Resis Error Resistor 
Measured Data Value ~alue Die#1 Die#2 Die#3 Die#4 
KOhms Abs ((Act - meas)/Act) 
Die#1 Die#2 Die#3 Die#4 
1.273 1.295 1.323 1.292 1.296 0.021 0.884 44.00°1< 46.49°1< 
13.71 14.03 14.36 13.96 14.01 p.268 12.656 8.32% 0.87% 
Calculated Resistor value 
R = Rsh * (L* lambda + 0.56* no: of corner sq.)/ (W*lambda) 
Rsh = 25.9 ohm/sq. (this value was obtained from the mask data) 
1 corner sq = 0.56 ohm 
1 sq= 1 lambda, 1 lambda = 0.8 um. 
1.1 Kohm resistor: L = 204.72 lambda 
W = 6 lambda 
12 Kohm resistor: L = 977.36 lambda 
W = 2 lambda 
Average Error between measured and calculated resistor values: 
1.1 K: 1.296-0.884/0.884 = 46.58% 
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49.66% 46.15° 






12K: 14.014-12.656/12.656 = 10.73%. 
















• Measured Resistance 
• Simulated Resistance 
-Linear (Measured Resistance) 
- - - Linear (Simulated Resistance) 
o .~------------~------------~------------__4 
o 2 31 
Resistor Numbers 
Figure (25) Relationship between the Measured and Calculated Poly-Silicon Resistors 
The I-V measurements were taken for the two resistors and the plots shown in the figures below. 
From the plots , the I-V relationship was found to be linear from 0-20V. (Max. limit for the power 
supply set in the program is 20V.) The resistors exhibit linearity out to at least a current density of 
2.3 mAlum. From Figure (25), it is seen that the measured resistance was off from the calculated 
resistance by 47%, i.e., 6R was 412 Ohms and by 11 %, i.e. , 6R was 1354 Ohms, respectively, 
for resistors 1 and 2, where 6R is the error between the measured and calculated resistances. 
Using the 6R values, to obtain the generalized error term between the resistances, a plot 
between the calculated resistances and 6R was obtained, which is indicated in Figure (26). Using 
the line equation, the slope and the intercept for Figure (26) was calculated to be m equals 0.08 
and b equals 341 . Hence, the f inal resistance calculation equation was found to be as follows: 
Final Resistance = Calculated resistance + Error term (36) 
where , error term = 0.08* Calculated resistance +341 
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Max. Measured current density = 14mAl6 um = 2.3 mAlum for Figure (27) and Max. Measured 
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Figure (26) Resistance Error Calculation. 
I-V Characteristics for 1.2KOhm Resistor 
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4.3 Voltage Reference 
I-V Characteristics for 13KOhm Resistor 
2 4 6 
1=, 7E-05V + 
R2 = 1 
8 1 0 12 14 16 18 20 
Voltage (V) 
Figure (28) 13 K ohm I-V Curve 
The focus of this test was to obtain a good regulation in the circuit rather than the 
accuracy. The regulation, calculated from 2V-5V, for both the measured data as well as simulated 
data was 34mVN. This was indicative enough that the voltage reference had a very good voltage 
regulation. The data for the 0 and 1 V were not considered due to the large error obtained 
between the measured and simulated data. The average error calculated between the measured 
and simulated data was about 2.17% (calculated from 2V-5V), which is a small value. Table 11 
shows the calculation of the Bias with different supply voltage values. A plot of the simulated and 
measured data is as shown in the specification sheet attached in [Appendix Cl. 
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Table 11 - Voltage Reference Characteristics 
Measured 
Data Simulated Data 
VNBias (V) 
Vdd (V) Die#3 VNBias (V) I (Vdd) (A 
o 0.045 0.001 -1.90E-32 
0.500 0.065 -3.11E-10 
2 0.613 0.630 -3.25E-05 
3 0.654 0.669 -5.23E-05 
4 0.687 0.699 -7.21 E-05 
5 0.716 0.730 -9.42E-05 
Average Error 











The focus of this test was to obtain a relationship between the input and the outputs 
rather than accuracy. With the errors calculated the relationship between the outs and the inputs 
were determined. The errors indicate that the error was still less than 25%, which meant that 
there was still a good agreement between the two sets of compared data. Based on the outputs 
obtained a correlation can be drawn between the input and the outputs, the input being the supply 
voltage. The correlation is as follows: OUT1 = VDD/1.7 = 0.6 VDD, OUT2 = VDD/2 = 0.5 
VDD,OUT3 = VDD/3.5 = 0.3 VDD. 
Table 12 - Bias Generator Characteristics 
OUT1 (V) OUT2 (V) OUT3 (V) 
Error abs Error abs Error abs 
Vinl Meas Sim (meas- Meas Sim (meas- Meas (meas-
Vdd Data Data sim)/sim Data Data ~im)/sim Data Sim Data sim)/sim 
(V) Die#1 T32q.mc Die#1 T32q.mc Die#1 T32~.md 
2 0.47 0.63 26.48% 1.02 1.037 1.96% 0.66 1.33 50.05% 
3 0.85 0.99 14.39% 1.51 1.522 0.59% 1.81 2.06 11.99% 
4 1.15 1.39 17.64% 1.99 2.002 0.77% 2.35 2.79 15.58% 
5 1.43 1.79 20.21% 2.45 2.482 1.23% 2.86 3.50 18.36% 
Average 
Error 19.68% 1.14% 24.00% 
55 
4.5 Current Mirror 
The tables below show the N as well as the P current mirror characteristics for the 2-18-
03 and 9-15-03 mask sets. Due to the large discrepancy in the error calculation at 0 uA, this value 
was not considered for this calculation. The error in the current value is <2%, which shows good 
agreement between the measured and simulated values though the error in the input voltage is 
around 30%. The optimized multiplicity value, M=1.05 was used for the simulations. There is a 
25.6 um long gate length NMOS FETs used to pull-down the output to ground. There is a 25.6 um 
long gate length PMOS FETs used to pull-down the output to Vdd. Since there is not much 
information of how the model scales as a function of gate length, this FET model does not scale 
linearly as a function of gate length and is causing the large discrepancy between the measured 
and simulated data for Input voltages. In other words, in simulation more current is sourced than 
in actuality and as a result, this pulls the output down prematurely as the transistors turn on 
harder. This explanation holds for the P-current mirrors as well. 
Table 13 - N-Current Mirror Characteristics for the 2-18-03 Mask-Set 
Measured Results Simulated Results Error Calculation 
Die #1 R=O abs((sim- abs((sim-
Ohms meas)/me meas)/me 
as) as} 
I(IN) I(OUT) V(IN) I(OUT) V(IN) I (OUT) V(IN) 
(uA) (A) (V) (A) (V) 
0 2.00E-09 0.02 6.63E-12 0.023 99.67% 0.15 
50 5.03E-05 2.24 5.04E-05 1.738 f'" tfL ltf"'· ilfiil': 
100 9.97E-05 2.957 1.00E-04 2.259 .t;;,1 :',' I,:' il.': 
150 1.50E-04 3.515 1.50E-04 2.663 
-
,fft,; 'J rtt 
200 1.99E-04 3.989 2.00E-04 3.005 itt: i;l:·' i· ... ~,,: 
250 2.47E-04 4.411 2.50E-04 3.311 i·1 '·1' i.:;. i:~i;!ti' 
300 2.91 E-04 4.799 3.00E-04 3.591 , .. 13j~:·:':; ""! (1~j' .1 
350 3.39E-04 5.155 3.49E-04 3.852 ... ~~%; .. , '. ~~eij':'",t 
400 3.80E-04 5.495 3.99E-04 4.096 ·;5.00% b:eij:':k 













Table 14 - N-Current Mirror Characteristics for the 9-15-03 Mask-Set 
Measured Results Simulated Results Error Calculation 
Die #1 R=O abs((sim- abs((sim-
Ohms meas)/me meas)/meas 
as) ) 
I(OUT) V(IN) I(OUT) V(IN) I (OUT) V(IN) 
(A) (V) (A) (V) 
2.00E-09 0.1 7.27E-12 0.026 99.64% 0.74 
5.01 E-05 2.195 5.04E-05 1.746 
1.00E-04 2.901 1.00E-04 2.283 
1.50E-04 3.452 1.50E-04 2.698 
2.00E-04 3.928 2.00E-04 3.053 
2.50E-04 4.353 2.50E-04 3.366 
2.95E-04 4.725 3.00E-04 3.651 ~%' .•.. " •• ···· .. :0, ...•.•.... : 
3.44E-04 5.082 3.50E-04 3.916 
3.86E-04 5.413 3.99E-04 4.164 
Average Error 0.93% 22.16% 








Table 16 - P-Current Mirror Characteristics for the 9-15-03 Mask-Set 




Die #3 Ohms 
Simulated 




The data for the three tests performed for the buffer are shown in the tables below. Table 
17 shows the DC characteristics obtained with an infinite load. Since the Analog buffer consists of 
many NMOS and PMOS FETs connected together, the error obtained at the output is the 
compounded error at each of these individual FETs. The two highlighted values at input voltages 
of 0 and 0.5V were omitted due to an error larger than 50%. This maybe due to the body effect. 
The AC characteristics are as shown in the Table 18. 
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Table 17 - DC Characteristics of an Analog Buffer with infinite Load Resistance 
Vin Vdd = 3V Vdd = SV 
(V) Performed with infinitE Load Performed with infinite Load 
Measured Simulated Data Error Measured Simulated Data Error 
Data Calculation Data Calculation 
Abs ((Meas- Vout Abs ((Meas-
Vout (V) Vout (V 100 (A) Sim)/Sim) Vout (V) (V) 100 (A) Sim)/Sim) 
0 0.035 1.10 -1.01 E-04 96.83% 0.129 2.19 -4.14E-04 94.11%1 
0.5 0.542 1.12 -1.01 E-04 51.44% 0.634 2.19 -4.14E-04 ··11.11%1 
1 1.050 1.38 -1.13E-04 23.79% 1.130 2.22 -4.15E-04 49.00% 
1.5 1.532 1.72 -1.14E-04 11.10% 1.615 2.55 -4.37E-04 36.79% 
2 2.004 2.17 -1.09E-04 7.52% 2.105 2.96 -4.50E-04 28.92% 
2.5 2.502 2.60 -1.09E-04 3.73% 2.580 3.24 -4.41 E-04 20.34% 
3 2.997 2.68 -1.09E-04 12.00% 3.060 3.54 -4.26E-04 13.55% 
3.5 3.520 3.89 -4.07E-04 9.52% 
4 3.994 4.25 -3.93E-04 6.08% 
4.5 4.479 4.39 -3.90E-04 2.05% 
5 4.952 4.44 -3.89E-04 11.59% 
IAverage Error 11.63% 19.76% 
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Table 18 - AC Characteristics for a Buffer 
Error Calculation 
Measured Simulated Data 
Vin= 1V Data Dsub =0.2873 Dsub= 0.4373 
Frequency Dsub = Dsub= 
(Hz) Die #1 0.2873 0.4373 
1 1.00E+00 5.48E-01 4.86E-04 0.452 1.00C 
10 1.00E+00 5.48E-01 5.08E-04 0.452 0.999 
100 1.00E+00 5.48E-01 8.56E-04 0.452 0.999 
1.00E+03 1.00E+00 5.48E-01 5.44E-03 0.452 0.995 
1.00E+04 1.00E+00 5.48E-01 8.27E-03 0.452 0.992 
1.00E+05 1.00E+00 5.42E-01 1.95E-03 0.458 0.998 
1.00E+06 1.00E+00 3.17E-01 2.88E-04 0.683 1.000 
2.00E+06 9.70E-01 1.83E-01 1.24E-04 0.811 1.000 
3.00E+06 9.40E-01 1.25E-01 7.65E-05 0.867 1.000 
4.00E+06 8.80E-01 9.61 E-02 5.68E-05 0.891 1.000 
5.00E+06 8.40E-01 7.68E-02 4.52E-05 0.909 1.000 
6.00E+06 8.40E-01 6.40E-02 3.82E-05 0.924 1.000 
7.00E+06 8.10E-01 5.46E-02 3.33E-05 0.933 1.000 
8.00E+06 7.50E-01 4.87E-02 2.99E-05 0.935 1.000 
9.00E+06 7.20E-01 4.25E-02 2.75E-05 0.941 1.000 
1.00E+07 6.90E-01 3.88E-02 2.58E-05 0.944 1.000 
1.10E+07 6.90E-01 3.54E-02 2.44E-05 0.949 1.000 
1.20E+07 6.60E-01 3.23E-02 2.31 E-05 0.951 1.00C 
1.30E+07 6.30E-01 2.94E-02 2.20E-05 0.953 1.000 
1.40E+07 5.90E-01 2.75E-02 2.12E-05 0.953 1.000 
1.50E+07 5.60E-01 2.56E-02 2.06E-05 0.954 1.000 
1.60E+07 5.00E-01 2.39E-02 2.02E-05 0.952 1.00C 
1.70E+07 5.00E-01 2.29E-02 1.96E-05 0.954 1.00C 
1.80E+07 5.00E-01 2.13E-02 1.92E-05 0.957 1.00C 
1.90E+07 4.70E-01 2.04E-02 1.89E-05 0.957 1.00C 
2.00E+07 4.40E-01 1.95E-02 1.86E-05 0.956 1.00C 
52.67% 99.78% 
The 3dB pOint for the measured die is approximately 9.9 MHz. The 3dB point for the 02-
18-03 mask is at approximately 7.1 MHz. The error calculated with the default value is better than 
that observed for the optimized data. The error for a DC simulation is comparable to the error 
measured from FET I-V curves, which is < 1 % for NMOS and < 25% for PMOS The agreement 
was reasonable (around 5%) when the load was small, but the simulated load FETs were not 
sourcing enough current to keep the output high (around 5V). There is a 20 um long gate length 
NMOS device used to pull-down the output to ground. Since there is not much information of how 
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the model scales as a function of gate length, this FET model does not scale linearly as a function 
of gate length and is causing the large discrepancy between the measured and simulated results. 
In other words, in simulation more current is sourced than in actuality and as a result, this pulls 
the output down prematurely as the transistors turn on harder. This explanation holds for the 
buffer load test as well. The output obtained from the load test is tabulated in Table 19. 
Table 19 - Buffer Load Test 
Resistor Measured Simulated Error Calculation 
values 
Dsub- Dsub- Dsub-
(Ohms) 0.4373 0.2873 0.4373 Default 
1.10E+06 4.95 4.3906 4.3739 11.30% 11.64% 
1.00E+05 4.93 3.9528 3.979 19.82% 19.29% 
1.00E+04 4.62 1.898 1.911 58.92% 58.64% 
5.00E+03 4.3 0.977 1.017 77.28% 76.35% 
1.00E+03 2.76 0.199 0.214 92.78% 92.26% 
495 1.89 0.099 0.107 94.77% 94.37% 
Average Value 59.15% 58.76% 
4.7 Comparator 
The focus of this test was to indicate that the switching of the comparator took place at 
around the same points for the simulated and measured data rather than the accuracy. The 
comparator characteristics are shown in the Tables 20 and 21. The highlighted cells in Table 20 
show the outliers, which is due to the fact that simulated data and measured data switch at 
different voltages. This maybe due to the early voltage effect that is part of the DIBL 
phenomenon, which causes the comparator to switch earlier. This effect may also be due to the 
biasing of the comparator. Hence, these values are excluded in the error calculations. The error 
calculated by changing the Dsub value for the PMOS gives a 1.74% improvement. From the 
table, it is noticed that when the transistors in the comparator were turned on hard, the error 
between the voltages were small while that around the threshold value shows a large difference. 
The value obtained for the simulations was so small that the instrument used for the 
61 
measurement is not calibrated for such small readings and this maybe the reason behind the 
large discrepancies. 
Table 20 - Comparator Output Characteristics 
T bl a e 21- o " dOff utput characteristics with I erent sllJ?E!Y vo ti!ges 
Measured Simulated Values 
Values 
Yin Vbias Vref Vdd Vout Vout 100 
(V) (V) (V) (V) (V) lVl (A) 
0 0 1 2 1.790E-03 1.19E-OS -3.21 E-05 
2 0 1 2 1.976 1.976 -1.36E-05 
0 0 1.5 3 2.560E-03 4.97SE-03 -1.5SE-04 
3 0 1.5 3 2.990 2.979 -6.10E-05 
0 0 2.5 5 4.390E-03 7.162E-02 -5.64E-04 
5 0 2.5 5 4.900 4.977 -1.97E-04 
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4.80p-Amp 
Due to the unavailability of good test setup and instrumentation, the open-loop gain test 
was not performed, though on simulation, the open-loop gain was obtained to be 65dB. The AC 
tests were performed for both the modes and these tests focus more on obtaining the 3dB Roll 
Off frequencies and resistances rather than the accuracy. The data in the tables that follow are 
plotted in [Appendix C] under the Op-Amp section. For simulated data, using Dsub - PMOS = 
0.4373, 3dB Roll off was at 300 KHz. For Simulated data using Dsub for PMOS = 0.2873, 3dB 
Roll off is at 2MHz. For Measured data, 3dB Roll off is at 2 MHz. Due to the large variation in the 
3dB Roll off frequency between the measured data and the simulated data with Dsub=0.4373, 
this value is not considered while performing the AC Tests. In addition to the inverting mode AC 
characteristics, the AC characteristics were also performed in the non-inverting mode. Due to the 
larger discrepancies at the higher frequency ranges, these values were omitted in the error 
calculation. The change in the Dsub value affects the C-V calculations in the circuit and hence, 
there is a large discrepancy seen in the load as well as the AC charcteristics. The simulation 
performed with the default parameters gave a 3dB point which agreed closer to the measured 
data where as the simulation with the Dsub value changed, reduced the 3dB Roll Off point 
considerably by about 9 times. Hence, the default value is considered over the optimized value of 
Dsub for the AC tests performed. The 3dB Roll Off occurred at 2Kohm for the measured data and 
at 3KOhm for the simulated data and hence, the 3dB point for the Op-Amp occurred at around 
2.5KOhms. 
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Table 23 - Non Inverting Op-Amp AC Characteristics 




Frequency Vout Vout Vout sim)/sim) sim)/sim) 
(Hz) (V) (V) (V) 
Dsub= Dsub= Dsub= Dsub= 
Die#2 0.4373 0.2873 0.4373 0.2873 
1 1.03 1.14E+00 1.08E+00 $,43~%< 4..180% 
10 1.03 1.14E+00 1.08E+00 i'9~4$5% ' l~,J~/~ 
100 1.03 1.14E+00 1.08E+00 '9.~$$%>, "'4;~88% 
1.00E+03 1.03 1.14E+00 1.08E+00 i »~J4$5:~ "'l' 
"., " ",I) 
iI,;!! ~(lL 
1.00E+04 1.03 1.14E+00 1.08E+00 l:,gJ~~Of< ,I fl~ 
1.00E+05 1.03 1.05E+00 9.89E-01 "'f.8f'1~': jI4j'16D%, 
1.00E+06 8.10E-01 2.81 E-01 2.54E-01 188.195% 219.464% 
2.00E+06 3.80E-01 1.69E-01 1.52E-01 125.506% 150.148% 
3.00E+06 2.20E-01 1.35E-01 1.15E-01 62.398% 91.972% 
4.00E+06 1.60E-01 1.23E-01 1.00E-01 30.591% 59.633% 
5.00E+06 1.30E-01 1.15E-01 9.32E-02 12.593% 39.509% 
6.00E+06 1.30E-01 1.12E-01 8.82E-02 16.550% 47.397% 
7.00E+06 9.00E-02 1.09E-01 8.44E-02 17.454% 6.602% 
8.00E+06 9.00E-02 1.07E-01 8.14E-02 16.186% 10.558% 
9.00E+06 6.00E-02 1.06E-01 7.94E-02 43.657% 24.447% 
1.00E+07 6.00E-02 1.06E-01 7.69E-02 43.166% 21.948% 
1.10E+07 6.00E-02 1.05E-01 7.47E-02 42.824% 19.729% 
1.20E+07 6.00E-02 1.04E-01 7.25E-02 42.534% 17.247% 
1.30E+07 6.00E-02 1.04E-01 7.01 E-02 42.274% 14.425% 
1.40E+07 6.00E-02 1.04E-01 6.82E-02 42.102% 12.038% 
1.50E+07 6.00E-02 1.03E-01 6.62E-02 41.939% 9.371% 
1.60E+07 6.00E-02 1.03E-01 6.41 E-02 41.787% 6.383% 
1.70E+07 6.00E-02 1.03E-01 6.26E-02 41.691% 4.185% 
1.80E+07 6.00E-02 1.03E-01 6.03E-02 41.549% 0.544% 
1.90E+07 6.00E-02 1.02E-01 5.87E-02 41.458% 2.143% 
2.00E+07 6.00E-02 1.02E-01 5.71 E-02 41.366% 5.060% 
Average 
Error 8.151% 4.428% 
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Table 24 -Inverting Op-Amp Load Characteristics 
Measured Simulated Error 
Data Data Calculation 
Abs «Meas-
RJOhm) Vout (Vl Vout (V) ~im)/sim) 
1.00E+06 0.67 1.2 44.42% 
5.00E+05 0.67 1.2 44.44% 
1.00E+05 0.67 1.2 44.53% 
5.00E+04 0.66 1.2 44.62% 
1.00E+04 0.64 1.2 48.160/. 
5.00E+03 0.63 1.2 46.66% 
4.00E+03 0.62 1.2 47.28% 
3.00E+03 0.62 1.1 43.41% 
2.00E+03 0.60 0.91 34.01% 
1.00E+03 0.52 0.392 33.61°1c 
5.20E+02 0.31 0.147 111.56% 
1.00E+02 0.03 3.00E-02 2.57% 
Average Error 45.44% 
4.9 Adjustable Voltage Regulator 
This circuit was designed keeping the voltage regulation in mind and not the accuracy of 
the model. The values obtained for the load test for the two standard outputs, 3.3V and 5V, are 
tabulated in Tables 25 and 26 below. The terms unoptimized and optimized stand for the change 
in the Dsub value for the PMOS FET from 0.2873 to 0.4373 respectively. Since, this circuit was 
designed using the other circuits characterized before, the error was not calculated. 
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Table 25 - Regulator Load Test at VIN=5V for Vout=3.3V 
VIN=5V, 
VOUT=3.3 Measured Simulated Data 
V Data 
Die#2 Optimized Unoptimized 
R (Ohm) Vout (V) Vout (V) 100 (A) Vout (V) 100 (A) 
5.00E+04 3.29 1.10 -1.79E-04 1.27 -3.34E-04 
2.50E+04 3.29 1.10 -2.00E-04 1.27 -3.57E-04 
1.00E+04 3.2S 1.10 -2.67E-04 1.27 -4.35E-04 
5.00E+03 3.26 1.10 -3.76E-04 1.27 -5.61 E-04 
1.00E+03 2.77 1.09 -1.24E-03 9.S2E-09 -9.97E-10 
5.20E+02 2.10 5.04E-07 -2.52E-10 5.33E-09 -1.27E-09 
1.00E+02 1.43 5.S1 E-OS -4.77E-10 0.64 -6.56E-03 
Table 26 - Regulator Load Test at VIN=5V for Vout=5V 
Measured Simulated Data 
Data 
Vdd=5V Die#2 Optimized UnOptimized 
Vout Vout 
R (Ohm) (V) Vout (V) 100 (A) (V) 100 (A) 
5.00E+04 4.93 1.71 -1.93E-04 1.9S -3.50E-04 
2.50E+04 4.S6 1.71 -2.24E-04 1.9S -3.S7E-04 
5.00E+03 4.35 1.70 -4.99E-04 1.97 -7.05E-04 
5.20E+02 1.69 3.67E-09 -6.23E-11 1.93 -4.01 E-03 
1.00E+02 0.43 -S.S5E-OS -2.90E-10 0.64 -6.57E-03 
From the above data, it is noticed that the 3dB Roll Off points for the measured data as 
well as the optimized simulated data occurred at around SOO-900 Ohms for an output of 3.3V and 
at around 2.5K -3.5K for an output of 5V, while that for the unoptimized simulated data, the 3dB 
roll off occurred at 5K Ohms for the 3.3V output and 250 Ohms at the 5V output. Since there was 
a lot of variation between the simulated and measured data, the optimized model fit better with 
the measured results. 
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Table 27 - Regulator VDD Characteristics at Vout=3.3V 
Optimized Unoptimized 
Measured Data Simulated Simulated 
Vdd (V) Vin (V) Vout (V) Vout (V) IDD (A) Vout (V) IDD (A) 
(Oie#1 ) (Oie#1 ) 
2 0.611 0.617 1.56E-07 -6.56E-11 2.52E-07 -1.42E-10 
3 0.651 1.996 2.34E-07 -1.34E-10 1.08 -1.38E-04 
4 0.682 3.165 3.12E-07 -1.03E-09 1.17 -2.14E-04 
5 0.711 3.287 1.10 -1.57E-04 1.27 -3.08E-04 
6 0.737 3.322 1.15 -1.96E-04 1.38 -4.21 E-04 
7 0.763 3.354 1.19 -2.35E-04 1.48 -5.44E-04 
8 0.791 3.387 1.24 -2.78E-04 1.60 -6.84E-04 
9 0.821 3.428 1.28 -3.21 E-04 1.71 -8.36E-04 
10 0.858 3.476 1.32 -3.67E-04 1.81 -9.83E-04 
Table 28 - Regulator VDD Characteristics at Vout=5V 
Measured Data Optimized UnOptimized Simulated 
Simulated 
Vout Vout 
Vdd (V) Vin (V) (V) (V) IDD (A) Vout (V) IDD (A) 
(Oie# 
(Oie#1 ) 1 ) 
2 0.611 0.934 2.43E-07 -6.38E-11 3.92E-07 -1.42E-10 
3 0.652 2.821 1.57 -9.53E-05 1.67 -1.39E-04 
4 0.683 3.901 1.65 -1.26E-04 1.83 -2.16E-04 
5 0.711 4.992 1.71 -1.58E-04 1.98 -3.11 E-04 
6 0.737 5.173 1.79 -1.98E-04 2.15 -4.25E-04 
7 0.763 5.223 1.85 -2.37E-04 2.31 -5.49E-04 
8 0.791 5.277 1.93 -2.80E-04 2.48 -6.90E-04 
9 0.821 5.377 1.99 -3.23E-04 2.66 -8.43E-04 
10 0.858 5.411 2.06 -3.70E-04 2.82 -9.92E-04 
From the above tables on the output characteristics, it was noticed that the regulation 
obtained from 5V to 10V, for the 3.3V Output, the unoptimized model outputted a better regulation 
over the optimized model by hundreds of Ohms. From the regulation obtained for the 5V output, it 
was noticed that the optimized model gave a better regulation and one closer to the measured 
data as well. Hence, there is a tradeoff between the optimized and unoptimized model at the 3.3V 
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while the data points out that the optimized model outweighed the unoptimized model in the other 
DC tests performed. The Plots as well as the regulation values are indicated in [Appendix C] 
under the voltage regulator section. 
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CHAPTER 5 
CONCLUSIONS AND FUTURE WORK 
NMOS and PMOS FETs as well as nine different analog IC standard cell designs have 
been tested and characterized under DC and AC conditions. Furthermore, these FETs and 
standard cells have been simulated in TSpice and the BSIM3 model parameters optimized to 
improve the accuracy between the measured and simulated results. The effect of the Multiplicity 
factor, M and some other model parameters that were influenced by the DIBL effects have been 
studied in depth to improve the accuracy of the model. The new model improved the overall 
accuracy in characterizing most of the analog circuits under DC conditions. While the change in 
the DIBL parameter, Dsub improved the PMOS FET behavior under DC conditions; the accuracy 
in the data was lost under the AC conditions. Hence, by tweaking this parameter, tradeoff was 
made between accuracy under DC and AC conditions. Since, the accuracy modeling under the 
AC conditions was out of the scope of this thesis, attempting to improve the modeling under AC 
conditions was not investigated. The current error calculation indicated the optimized model for 
the PMOS FET showed about a 60% improvement over the unoptimized model. For the NMOS 
FET, about a 17% improvement was obtained from the optimized model over the unoptimized 
model. The DC fit using the optimized model over the unoptimized model showed an 
improvement of -2% (Voltage reference), <24% (Bias Generator), 2% (N-Current mirror), 5% (P-
Current mirror), <30% (Analog Buffer) and -2% (Op-Amp). 
Future work should include the modeling optimization under AC conditions and improving 
PMOS model accuracy. Also, the scalability of the model as a function of the gate length should 
be investigated. The data measured from the FETs for modeling purposes all came from devices 
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with a channel length of 1.6 urn. However, FETs used within some of the standard cells had 
channel lengths greater than 25 urn. 
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Appendix CA) 
S-EditTM Getting Started Manual 
S-Edit is the schematic editor, which is a part of Tanner Tools©. To create a new schematic, 
the following steps have to be followed. 
1 . Create a new file by using Ctrl+N or by using "File>new". Note: All the main circuit 
connections should be made on the schematic mode. To select this, click 
"View>Schematic Mode". The views can also be toggled using the shortcut buttons 
rEI ~ for the symbol and schematic mode respectively. 
2. Add the necessary library file by using "Module>Symbol Browser" or by clicking the 
-1)-,1. I 
symbol .!':J. This will bring up the symbol browser popup window. Click "Add Library" 
and add the library, in this case, the library file used was Mami150L.sdb. This is located 
in the "C:\Tanner\ Designkits\MOSIS\AML 150\LinCMOS" folder. 
3. Highlight this library and scroll down the list box and place the required cell that is being 
simulated by highlighting the cell and clicking "Place". 
4. Once this cell has been placed, rename the module by using "Module>Rename" and the 
page can also be renamed using "Page>Rename". 
5. Place the other voltage/current sources (this is obtained from the Spice Library which is 
added as in step (2), located in C:\Tanner\S-Edit\library). 
6. Clicking on the cell and dragging this by holding down the AL T button on the keyboard 
can move the cell. 
7. Clicking on the cell and dragging this by holding down the CTRL button on the keyboard 
can create duplicates of the cell. 
8. Once all the necessary circuit elements were placed, they should be connected using 
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the wire button m-I. Make sure not to use the line buttons as shown 
9. Ports can be placed using the buttons DI for input port, .?I for output port and 5:>J for 
bi-directional port located on the left side pane. 
10. Once, the above steps were performed, the other simulation commands can also be 
embedded in the S-Edit file. To create this, click "Modu/e>New" and create all the 
commands in the symbol mode (on ly then, they can be Instanced). In the symbol mode, 
many of the buttons on the schematic toolbar, which appears on the left side of the layout 
area, will be grayed out. 
11. To create a simulation command, place the rectangle 0 I on the work area and to place 
the text click a-I and click anywhere on the work area and type the text. 
12. To add a property click Ipl and create a property. For Spice simulations, on the name 
field, type "SPICE OUTPUT" in uppercase and under the value field , add the simulation 
command. In the Format area, select the necessary format required. Click OK once the 
actions are completed. 
13. To open the main module, click "Modu/e>Open"or use the shortcut, O. 
14. To create an Instance of a module or another cell, use "Modu/e>lnstance" or use I. 
15. The simulation commands can also be added using T-Spice. Save the schematic file with 
the .sdb extension and to export the nellist click "File>Expor/" or iii to obtain the SPICE 
netlist. Other netlists can also be exported. 
Using the above steps, a simple schematic can be created. To learn more about the other 
buttons and menus, use the S-Edit Help Manual. Figure below shows the S-Edit user interface. 
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Figure: S·Edit User Interiace 
'; 5 Ed1t FileO.$db Madlll:eO: Schemcllic . Pa&eD 
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Appendix (B) 
T-Spice Getting Started Manual 
T-Spice is the Simulation programming software used by Tanner Tools" for electrical 
circuit simulator. In order to run a simulation, you must first obtain the circuit nellist. This can be 
generated in two ways, one by entering all the simulation commands in the S-EdijTM file and then 
clicking the T-Spice symbol llil. This automatically creates the spice file and by using the 
"Simulation>Run simulation" command or the run button that appears on the tool bar, generates 
an output. Note: Before running any simulation, the model file, containing the process parameters 
library for the circuit, should be loaded in the same folder where the spice file resides. 
The second method: If the nellist hasn't been exported from the S-Edit file, then use the 
"File>Export" option and select the Export data type as .sp from the pull-down menu in the S-
EdiFM program. This nellist can then be opened using the T-Spice program. The simulation 
commands can be entered for the different types of analysis using the Insert Command submenu 
under the Edit Menu option. Once this is clicked, the T-Spice Command Tool appears, which is 
as shown below. 
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T -Spice Command Tool . :.~ 
I±l Analysis 






[±J Voltage source 
[±J Optimization 
AC 
DC operaling poinl 







Insert Command Cancel 
Using the above tool, the user can insert the type of analysis, type of current sources and 
voltage sources, the tables or library files needed to run the simulation, initialization and 
optimization commands etc. Once the desired set of commands were inserted using the insert 
command tool , the type of output desired (this too has to be specified using the Output option), 
and then click the run simulation button. The simulation status window shows the number of 
nodes, sources used etc. It also outputs if there were any errors or warnings in the simulation file. 















































:iE (L~) ::J (5. 
::J 





I parameter I 
. param 1-0. 8wn 
I de unu1yoio I 






I de output 




. lib tJ2q. md 
~ 
















liTf ' 150* I' 
liT = '.~f) .. ~*l ' 
L='3*I' 
M=l 
Generated Netlist from S-EditTM schematic in fig.1 
* SPICE netlist written by S-Edit Win32 B.1 0 
* Written on Aug 5, 2004 at 14:30:26 





* Main circuit: Op-Amp 
.dc v15 0 5.0 0.5 
.print dc v(out) v(2) v(3) v(4) v(5) v(6) 
.Iib t32q.md 
M2 3 VB GND GND NMOS W='15*I' L='6*I' AS='120*1*I' AD='120*1*I' PS='32*I' PD='32*I' M=1 
M32 INM 3 GND NMOS W='10*I' L='2*I' AS='120*1*I' AD='120*1*I' PS='32*I' PD='32*I' M=1 
M45 INP 3 GND NMOS W='10*I' L='2*I' AS='120*1*I' AD='120*1*I' PS='32*I' PD='32*I' M=1 
M5 OUT VB GND GND NMOS W='50.5*I' L='3*I' AS='240*1*I' AD='240*1*I' PS='52*I' PD='52*I' 
M=1 
M6 4 VB GND GND NMOS W='3*I' L='4*I' AS='36*1*I' AD='36*1*I' PS='24*I' PD='24*I' M=1 
.param I=O.Bum 
M7 2 2 VDD VDD PMOS W='22*I' L='6*I' AS='360*1*I' AD='360*1*I' PS='72*I' PD='72*I' M=1 
MB 5 2 VDD VDD PMOS W='22*I' L='6*I' AS='360*1*I' AD='360*1*I' PS='72*I' PD='72*I' M=1 
M9 6 4 5 VDD PMOS W='22*I' L='2*I' AS='360*1*I' AD='360*1*I' PS='72*I' PD='72*I' M=1 
M10 OUT 5 VDD VDD PMOS W='150*I' L='3*I' AS='1440*1*I' AD='1440*1*I' PS='252*I' PD='252*I' 
M=1 
M11 445 VDD PMOS W='3*I' L='2*I' AS='54*1*I' AD='54*1*I' PS='24*I' PD='24*I' M=1 
M12 5 5 VDD VDD PMOS W='3*I' L='2*I' AS='54*1*I' AD='54*1*I' PS='24*I' PD='24*I' M=1 
v13 VB Gnd 1 
v14 INM Gnd 5.0 
v15 INP Gnd 2.5 
v16 VDD Gnd 5.0 




The Cell library shown below consists of 7 Analog Circuits that have been measured as 
well as simulated. The seventh cell, voltage regulator was formed using the Op-Amp circuit and 
the voltage reference circuit with a 25 K ohm resistor for the built-in resistor. The other cells were 




Description: N Current mirror consists of two 
matched n-channel transistors which fulfills 
the following relationship: 
lout = lin 
Library: UofL Analog Cell Library 
Primitive Set: UofL LlNCMOS2 Cells 
Schematic: S-Edit 
Mask Layout: L-Edit 
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N-Current Mirror Schematic 
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LC r ) 
University of Louisville 
CMOS Analog Cell Library 













Measured vis Simulation 
Nmirror Characteristics 
Sim: R·1K 
4.0E-04 - .----.. .-.-.-------
• eas: R-1K 3.5E.()4 
.' 
• 
3.0E'()4 I I • 
2.5E.()4 11m: R-lOK 




O.OE+OO ' ''''''-_ _ _______ ~-------_--...J 
O.OE+OO 5.0E'()5 1.0E'()4 1.5E-04 2.0E-04 2.5E-04 3.0E.()4 3.5E-04 4.0E-04 
lin (A) 
Simulation Error using the t39t.md with a load of 1 K : 1.87% 
10K : 10.48% 
University of Louisville 
University of Louisville 
CMOS Analog Cell Library 
AMI 1.5um Process 
Page 
3 of 4 
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N-Current Mirror Layout 
I I i 
ECE Dept. 
University of Louisville 
University of Louisville 
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P-Current Mirror 
Description: P Current mirror consists of 
two matched p-channel transistors which fulfills 
the following relationship: 
lout = lin 
SYMBOL 
VDD 
OUT 0-- P-Current Mirror --0 
Library: UofL Analog Cell Library 
Primitive Set: UofL LlNCMOS2 Cells 
Schematic: S-Edit 
Mask Layout: L-Edit 







University of Louisville 
University of Louisville 
CMOS Analog Cell Library 
AMI 1.5um Process 
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P-Current Mirror Schematic 
{All dimensions in A where 1 A = O.Sum) 
ECE Dept. 








University of Louisville 










Measured vis Simulation 













, --::::..._-----,-'5: R-10K 
1.5E-04 
1.0E-04 j .;""" 
;~' 
5.0E-05 1 /~ 
O.OE+OO ",/"-----~-~-----_------­
O.OE+OO 5.0E-05 1.0E-04 1.5E-04 2.0E-04 2.5E-04 3.0E-04 3.5E-04 4.0E·04 
lin(A) 
Simulation Error using the t39t.md with a load of 1 K :6.17% 
10K: 11.52% 
University of Louisville 
University of Louisville 
CMOS Analog Cell Library 
AMI 1.5um Process 
Page 




University of Louisville 
Layout 
University of Louisville 
CMOS Analog Cell Library 
AMI 1.5um Process 
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Bias Generator 
Description: Bias Generator uses a single 
Supply to generate the following voltages: 
OUT1 = VDD/1.7 = 0.6 VDD 
OUT2 = VDD/2 = 0.5 VDD 
OUT3 = VDD/3.5 = 0.3 VDD 
Library: UofL Analog Cell Library 
Primitive Set: UofL LlNCMOS2 Cells 
Schematic: S-Edit 
Mask Layout: L-Edit 
















University of Louisville 
University of Louisville 
CMOS Analog Cell Library 
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Bias Generator Schematic 
{ All dimensions in A where 1 A = O.Sum) 
ECE Dept. 
University of Louisville 
r---~-:-~ --e-; ~ 
~ i-El----~:-~---O---~-:-~ --e-; 11 ~ 
University of Louisville 
CMOS Analog Cell Library 
AMI 1.5um Process 
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Bias Generator Characteristics 
Meas OUTl 
_ i Dsub Sim Olm I 
_ .....,; , Meas OUT2 
_ .,,;/.;,;; -..... Del Sim OUT2 
• -? 
.. .,;; ........ ~ :- De' Sim Our3 
",.,." , __ .. ~ .. Dsub Sim OUT3 






0.0 - - ----- ------- --------------
o 2 3 4 
Vdd(V) 
Simulation Error using T32Q BSIM3 model from 2-18-03 Mask: 
(from VDD = 3,4 and 5V) 
ECE Dept. 
University of Louisville 
OUT1 = 15.31% over 17.47% (default ) 
OUT2 = 0.87% over 1.45% (default) 
OUT3 = 17.41 % over 19.8% (default) 
University of Louisville 
CMOS Analog Cell Library 
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Bias Voltages 
ECE Dept. 
University of Louisville 
Layout 
University of Louisville 
CMOS Analog Cell Library 
AMI 1.5um Process 
93 
Page 
4 of 4 
Voltage Reference 
Description: Voltage Reference uses a single 
supply voltage to generate the output voltage: 
VREF= 0.7 VDD 
Library: UofL Analog Cell Library 
Primitive Set: UofL LlNCMOS2 Cells 
Schematic: S-Edit 
Mask Layout: L-Edit 































University of Louisville 
University of Louisville 
CMOS Analog Cell Library 
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Voltage Reference Schematic 
{ All dimensions in A where 1 A = O.Bum) 
O.09p 
ECE Dept. 
University of Louisville 
W=50 
1=2 
University of Louisville 
CMOS Analog Cell Library 






2 of 4 
Vol tage Reference Measured vis Simulation 
-

















... • ' Simulated PMOS Dsub=O.4373 
I --MOSIS Default Simulated 
'-------- --1 I 
1 2 3 4 5 
Vdd(V) 
Average Error between Measured and Simulation data (using T32Q BSIM3 model from 2-1 8-03 












OUT = 2. 17% 
Least Square Fit Plot 
V REF == 0 .0342 V DD + 0 .5478 
A2 = 0.9937 






University of Louisvi lle 
University of Louisville 
CMOS Analog Cell Library 








... .. . Mea~ u redData 1 
--linear (Measured Data ) 
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Reference Voltages 
ECE Dept. 
University of Louisville 
Layout 
University of Louisville 
CMOS Analog Cell Library 
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Analog Buffer 
Description: : Analog Buffer uses a single supply voltage 
To drive up to a 2K load, where Yin = Vout 
Library: UofL Analog Cell Library 
Primitive Set: UofL LlNCMOS2 Cells 
Schematic: S-Edit 
Mask Layout: L-Edit 































100 30.SSuA 109uA 414uA 
ECE Dept. 
University of Louisville 
University of Louisville 
CMOS Analog Cell Library 
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: 
Analog Buffer Schematic 
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CMOS Analog Cell Library 






















Measured vis Simulation ABuf 
Buffer Load Characteristics 










- - ' Simulated PMOS Dsub- 0.4373 
_ .. _ .. MOSIS Default Simulated 
---T 
0.5 ,,/ 
o L-_~~~  _ __ ~ __ ~ ___ ~ ___ ~ 
1.00E+02 1.00E+03 1.00E+04 1.00E+D5 1.00E+06 
RL(Ohms) 













Buffer DC Characteristics 
1.5 2 2.5 
Vin (V) 
No Load Connected. 
i 
--~ --- ~---j 
--Meas ured Data 
- - · Simulated PMOS Dsub=0.4373 
- --MOSIS Default Simulated 
-------- -------- , 
__ I 
3 3.5 4 4.5 5 
University of Louisville 
University of Louisville 
CMOS Analog Cell Library 
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Analog Buffer Measured vis Simulation ABuf 
AC Buffer Characteristics for Large Signal (1 V) 
, ., .-- --- ---------M-easure:~~t~ -- ··-·-·- ···------·-·-----1 
... .. - Default MOSIS Simulated 























~ ___ 'c:.o ______ 'c:.o.:..o ___ 'c:.0o",o,-__ . .:..,oo=oo,---" . .:.ooo=oo, ___ ,_o_oo_oOCJ_. '0000000 
Frequency (Hz) 
The 3db point for the measured die is approximately 10 MHz. 





University of Louisville 
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CMOS Analog Cell Library 








University of Louisville 
Layout 
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Comparator 
Description: Comparator consists of two input voltages, 
VIN and VREF. The output is determined as follows: 
Comp 
If VIN >VREF - VOUT = VDD 





Library: UofL Analog Cell Library 
Primitive Set: UofL LlNCMOS2 Cells /~ 
Schematic: S-Edit 
Mask Layout: L-Edit 















32.1 uA 158 uA 
0.57 V 0.81V 
University of Louisville 
CMOS Analog Cell Library 
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I 
Comparator Schematic 
{All dimensions in A where 1 A = O.Sum) 
ECE Dept. 
University of Louisville 
University of Louisville 
CMOS Analog Cell Library 
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Comparator Measured vis Simulation Comp 
Comparator I-V Characteristics 
5.0 1---=:~-~-:-::-:::--"iiOiiii ______ "" ______ ""I 
- Simulated PMOS 4.5 
I Dsub- 0.4373 
4.0 1- - MOSIS Default 
I 
Simulated 









0.0 ... --I111!1--..... ~~~~-----~--l 
0.0 0.5 1.0 1.5 2.0 2.5 
Vin (VI 
3.0 3.5 4.0 
Switching Voltage (Meas) : 2V, (Sim):3V for Vref=2.5V, Vdd=5V. 
ECE Dept. 
University of Louisville 
University of Louisville 
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Comparator 
ECE Dept. 
University of Louisville 
Layout 
University of Louisville 
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OP-AMP 
Description: Operational Amplifier with a High Gain 
Using a single supply and has a built-in compensating 
Capacitor. 
Library: UofL Analog Cell Library 
Primitive Set: UofL LlNCMOS2 Cells 
Schematic: S-Edit 
Mask Layout: L-Edit 
































100 (Non Inverting 
Mode) 
8.0~uA 166 uA 956 uA 
Open Loop Gain (Simulation only) : 65dB 
ECE Dept. 
University of Louisville 
University of Louisville 
CMOS Analog Cell Library 
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OP-AMP Schematic 
{All dimensions in A where 1 A = O.Bum) 
ECE Dept. 
University of Louisville 
W:'22*l' 
[;:'0*1' 
University of Louisville 


















Measured vIs Simulation 
1.2 





- - Maasured ~ta I 
I
" .. ' Sirrulated w ~h Dsub(FMJS) eo 0.4373 1
1 









0.0 L-_ ____ - ----.----- _ _ __ ----J I 





3dB Roll off Frequency (Meas):2MHz, (Sim): 250KHz 
Nonlnverting OPAMP Frequency Chal"acteristics 











.. .. ' Sirru lated w ~h 
Dsub(PM::lS)aO .4373 
- • Sirrulated with 
Osub(PM::lS)=O.2873( Del au ll) 
- - ---- -~ 
\ 
\ 
I 0.0 L-___ ---~-------_------_---_--~. 
10 100 1000 10000 100000 1000000 10000000 100000000 
Frequency (Hz) 
3 dB Roll off Frequency (Meas):2MHz, (Sim) : 250KHz 
University of Louisville 
University of Louisville 
CMOS Analog Cell Library 
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OP-AMP Measured vIs Simulation 
Load Characteristics 











.. , .. - .. .... . __ .. _ .................. .. 
Op-Amp 
.gO'6~' 
:: -. ~ ,,/ --Measured Data 
... 
0.0 
1.00E+02 1.00E+03 1.00E+04 
RL(Ohm) 
1.00E+05 
.. Simulated 18t8 i 
1.00E+06 
The 3dB Roll off occurs at Meas: t Kohm and Sim: 2.5Kohm 
VIN=70mV with 1.35V Offset, closed loop feedback, Rin=10Kohms, RF = 100Kohms 
ECE Dept. 
University of Louisville 
University of Louisville 
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OP-AMP 
ECE Dept. 
University of Louisville 
Layout 
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ADJUST ABLE VOLTAGE REGULATOR Voltage_Reg 
Description: Adjustable voltage regulator that uses an input 
SYMBOL ranging from 5V-10V and has a built-in 25K resistor. The 
Output can be adjusted from 2.2V to 6.6V by changing ~ the value for RADJ . 
VADJ I RAni I 
0-
I ~RE I 
Library: UofL Analog Cell Library VIN 
Primitive Set: UofL LlNCMOS2 Cells VOUT 
~ 
Schematic: S-Edit - File: Voltage_Reg.sdb 
Module: Voltage_Reg 
Mask Layout: L-Edit File: Voltage_Reg.tdb 
Cell: Voltage_Reg 
Specifications: 
MIN TYP MAX 
RADJ (Ohms) 0 - 50K 
100 (5V) 500 uA' - 760 uA 
100 (3.3V) 376 uA - 631 uA 
VOUT (REG) 2.2V"" - 6.6V 
LOAD 1.6 VOUT/~IOUTtj - 30mVb -
REGULATION 
10mVI 
LINE ~VOUT/~VDD" - 26mVN -
REGULATION 
RL (VO=5V) 5Kohms4 - SOO-900 
~5 
RL (VO=3.3V) 50KOhms - 2.5-3.5 KOhms 
1Min @ VIN = 5V, Max @ VIN = 10V, RL =5K 
2Min @ R2=0, Max @ R2= 50K 
3R2=0 (Vout Min), VDD = 5V-10V 
4 Regulation of 1 % (VIN = 5V) 
5Regulation of 30% (3 dB) 
6 For VIN=5V,VOUT =3.3V, lOUT = 65.S uA- 0.653 mA for RL= 50K- 5KOhms 
7 For VIN=5V, VOUT = 5V, lOUT = 9S.5uA- 0.S7 mA for RL = 50K-5KOhms 
ECE Dept. University of Louisville Rev 1 Page 
University of Louisville CMOS Analog Cell Library Voltage_Reg 1 of 6 










VOUT = VADJ (R2/2SK + 1) 
Where VADJ = VOUT when R2 = 0 
Typical = 2.2V ( for R2= 0) 
R2MAX = SOK 
University of Louisville 
CMOS Analog Cell Library 









University of Louisville 
Schematic 
University of Louisville 
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ADJUSTABLE VOLTAGE 
REGULATOR 
Measurement vis Simulation 
Regulalor Load Tesl al Vin=5V for Voul=3 .3V 
3.50 
-Measured Data 
3.00 .... , Simulated PMOS Dsub -
0.4373 
- MOS IS Default Simulated 
2.50 




0.00 e-_________ ---""'-_.L-__________ ----' 
1.00E+01 1.00E+02 1.00E+03 
RL (Ohms) 
1.00 E+04 





_ 3 .00 
:!. 







I- Measured Data I 
,Simulated PMOS DSub = 0.4373 






1.00 E+O l 1.00 E+02 1.00E+03 
RL (Ohm) 
ECE Dept. 
University of Louisville 
University of Louisville 
CMOS Analog Cell Library 
















Measurement vis Simulation 
Regu lator Vdd Characteristics at Vout=3.3V 
I 
I -Measured Data I 
.. .. ' Simulated PMOS Osub=O.4373 






.. .. ... .. ... 






o 2 4 6 8 
Vdd (V) 











- - ' Simulaled PMOS Dsub=O.4373 
I --MOSIS Default Simulated 
.. .. .. ... .. .. 
o 2 3 4 5 
Vdd (V) 
.. .. .. .. 
.. .. .. .. 
6 7 8 
10 




University of Louisvil le 
University of Louisville 
CMOS Analog Cell Library 









University of Louisville 
Layout 
University of Louisville 
CMOS Analog Cell Library 
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; 
02-18-03 Mask Model 
* T320 SPICE BSIM3 VERSION 3.1 PARAMETERS 
SPICE 3f5 Level 8, Star-HSPICE Level 49, UTMOST Level 8 
* DATE: Mar 31/03 
* LOT: T320 WAF: 3202 
Temperature_parameters=Default 
.MODEL NMOS NMOS ( LEVEL = 49 
+VERSION = 3.1 TNOM = 27 TOX = 3.06E-8 
+XJ = 3E-7 NCH = 7.5E16 VTHO = 0.5069591 
+K1 = 0.9382614 K2 = -0.0869761 K3 = 7.5996896 
+K3B = -3.8503851 WO = 3.83633E-6 NLX = 1 E-8 
+DVTOW =0 DVT1W =0 DVT2W =0 
+ DVTO = 0.7217903 DVT1 = 0.302459 DVT2 = -0.3176085 
+UO = = 620.8461075 UA = 6.799942E-10 UB = 2.279296E-18 
+ UC = -3.22535E-12 VSAT = 1.096398E5 AO = 0.552232 
+AGS = 0.0923316 BO = 2.137463E-6 B1 = 5E-6 
+KETA = -6.708515E-3 A1 =0 A2 = 1 
+RDSW = 3E3 PRWG = -0.0230798 PRWB = -0.0214204 
+WR =1 WINT = 6.621444E-7 LINT = 2.287886E-7 
+XL =0 XW =0 DWG = -7.13441 E -1 0 
+DWB = 3.625667E-8 VOFF = -6.267605E-3 NFACTOR = 0.6880885 
+CIT =0 CDSC =0 CDSCD =0 
+CDSCB = 3.066995E-5 ETAO = -1 ETAB = -0.3960736 
+DSUB = 0.9097182 PCLM = 1.1201574 PDIBLC1 = 8.686923E-3 
+PDIBLC2 = 3.532968E-3 PDIBLCB = -0.1 DROUT = 0.0655521 
+PSCBE1 = 1.562881 E1 0 PSCBE2 = 3.581697E-9 PVAG = 0.0353463 
+DELTA = 0.01 RSH = 53.1 MOBMOD = 1 
+PRT =0 UTE = -1.5 KT1 = -0.11 
118 
+KT1L =0 KT2 = 0.022 UA1 = 4.31 E-9 
+UB1 =-7.61E-18 UC1 = -5.6E-11 AT = 3.3E4 
+WL =0 WLN = 1 WW =0 
+WWN = 1 WWL =0 LL =0 
+LLN = 1 LW =0 LWN =1 
+LWL =0 CAPMOD = 2 XPART = 0.5 
+CGDO = 1.78E-1O CGSO =1.78E-10 CGBO = 1 E-9 
+CJ = 2.66451 E-4 PB = 0.99 MJ = 0.5684277 
+CJSW = 1.440541E-10 PBSW = 0.99 MJSW = 0.1 
+CJSWG =6.4E-11 PBSWG = 0.99 MJSWG = 0.1 
+CF =0 ) * 
.MODEL PMOS PMOS ( LEVEL = 49 
+VERSION = 3.1 TNOM = 27 TOX = 3.06E-8 
+XJ = 3E-7 NCH = 2.4E16 VTHO = -0.8476404 
+K1 = 0.4513608 K2 = 2.379699E-5 K3 = 13.3278347 
+K3B = -2.2238332 WO = 9.577236E-7 NLX = 1 E-6 
+DVTOW =0 DVT1W =0 DVT2W =0 
+DVTO = 0.6724163 DVT1 = 0.4176993 DVT2 = -0.1717942 
+UO = 236.8923827 UA = 3.833306E-9 UB = 1.487688E-21 
+UC = -1.08562E-10 VSAT = 1 .112594E5 AO = 0.1 
+AGS = 1.1986658 BO =5.603955E-6 B1 = 5E-6 
+KETA = -8.674697E-3 A1 =0 A2 = 0.364 
+RDSW = 2.450082E3 PRWG = 0.1090564 PRWB = -0.1907452 
+WR = 1 WINT = 7.565065E-7 LINT = 7.036681 E-8 
+XL =0 XW =0 DWG = -2.13917E-8 
+DWB = 3.857544E-8 VOFF = -0.0877184 NFACTOR = 0.2508342 
+CIT =0 CDSC = 2.924806E-5 CDSCD = 1.497572E-4 
119 
+CDSCB = 1.091488E-4 ETAO = 0.26103 ETAB = -9.416814E-3 
+DSUB = 0.2873 PCLM = 1 E-10 PDIBLC1 = 4.12957E-4 
+PDIBLC2 = 1.001244E-3 PDIBLCB = -1 E-3 DROUT = 9.994612E-4 
+PSCBE1 = 3.506856E9 PSCBE2 = 5.261344E-10 PVAG =15 
+DELTA = 0.01 RSH = 77.5 MOBMOD = 1 
+PRT =0 UTE = -1.5 KT1 = -0.11 
+KT1L =0 KT2 = 0.022 UA1 = 4.31 E-9 
+UB1 =-7.61E-18 UC1 = -5.6E-11 AT = 3.3E4 
+WL =0 WLN = 1 WW =0 
+WWN =1 WWL =0 LL =0 
+LLN = 1 LW =0 LWN =1 
+LWL =0 CAPMOD = 2 XPART = 0.5 
+CGDO =2.1E-10 CGSO = 2.1 E-1 0 CGBO = 1 E-9 
+CJ = 3.023543E-4 PB = 0.7472625 MJ = 0.4301028 
+CJSW = 1.669058E-10 PBSW = 0.99 MJSW = 0.1191643 
+CJSWG = 3.9E-11 PBSWG = 0.99 MJSWG =0.1191643 
+CF =0 ) * 
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09-15-03 Mask Model 
* T39T SPICE BSIM3 VERSION 3.1 PARAMETERS 
SPICE 3f5 Level 8, Star-HSPICE Level 49, UTMOST Level 8 
* DATE: Nov 19/03 
* LOT: T39T WAF: 7197 
Temperature_parameters=Default 
.MODEL NMOS NMOS ( LEVEL = 49 
+VERSION = 3.1 TNOM = 27 TOX =3.13E-8 
+XJ = 3E-7 NCH = 7.5E16 VTHO = 0.4874312 
+K1 = 0.9259373 K2 = -0.0885238 K3 = 2.8265559 
+K3B = -2.6808504 WO = 2.909353E-6 NLX = 1 E-8 
+DVTOW =0 DVT1W =0 DVT2W =0 
+DVTO = 0.9761574 DVT1 = 0.2477734 DVT2 = -0.169518 
+UO = 635.2886671 UA = 1.138117E-9 UB = 2.071702E-18 
+UC = 2.1 06848E-11 VSAT = 1.108701 E5 AO = 0.555546 
+AGS = 0.1042212 BO = 2.256903E-6 B1 = 5E-6 
+KETA = -5.820236E-3 A1 =0 A2 =1 
+RDSW = 3E3 PRWG = -0.0409513 PRWB = -0.035455 
+WR =1 WINT = 7.497966E-7 LINT = 2.185322E-7 
+XL =0 XW =0 DWG = -1.892202E-8 
+DWB = 3.381348E-8 VOFF =0 NFACTOR = 0.758523 
+CIT =0 CDSC =0 CDSCD =0 
+CDSCB =0 ETAO = -1 ETAB = 0.5952967 
+DSUB =1 PCLM = 1.3342251 PDIBLC1 = 0.012041 
+PDIBLC2 = 3.541824E- 3 PDIBLCB = -0.1 DROUT = 0.0786382 
+PSCBE1 = 2.179583E9 PSCBE2 = 5E-1O PVAG = 0.2119027 
+DELTA = 0.01 RSH = 54.8 MOB MOD = 1 
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+PRT =0 UTE = -1.5 KT1 = -0.11 
+KT1L =0 KT2 = 0.022 UA1 = 4.31 E-9 
+UB1 =-7.61E-18 UC1 = -5.6E-11 AT = 3.3E4 
+WL =0 WLN = 1 WW =0 
+WWN =1 WWL =0 LL =0 
+LLN = 1 LW =0 LWN = 1 
+LWL =0 CAPMOD = 2 XPART = 0.5 
+CGDO =1.74E-10 CGSO =1.74E-10 CGBO = 1 E-9 
+CJ = 2.547314E-4 PB = 0.9802679 MJ = 0.5741063 
+CJSW = 1.433897E-10 PBSW = 0.99 MJSW = 0.1 
+CJSWG = 6.4E-11 PBSWG = 0.99 MJSWG = 0.1 
+CF =0 ) * 
.MODEL PMOS PMOS ( LEVEL = 49 
+VERSION = 3.1 TNOM = 27 TOX =3.13E-8 
+XJ = 3E-7 NCH = 2.4E16 VTHO = -0.8476404 
+K1 = 0.4513608 K2 = 2.379699E-5 K3 = 13.3278347 
+K3B = -2.2238332 WO = 9.577236E-7 NLX = 1 E-6 
+DVTOW =0 DVT1W =0 DVT2W =0 
+DVTO = 3.2953432 DVT1 = 0.6916594 DVT2 = -0.0749175 
+UO = 236.8923827 UA = 3.833306E-9 UB = 1.487688E-21 
+UC = -1.08562E-1 0 VSAT =2E5 AO = 0.1587298 
+AGS = 0.2673437 BO =8.48937E-6 B1 = 5E-6 
+KETA = 8.561805E-3 A1 =0 A2 = 0.364 
+RDSW = 672.5986057 PRWG = 0.3 PRWB = -0.3 
+WR = 1 WINT = 7.565065E-7 LINT = 3.965844E-9 
+XL =0 XW =0 DWG = -2.13917E-8 
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+DWB = 3.857544E-8 VOFF = -0.0877184 NFACTOR = 0.2508342 
+CIT =0 CDSC = 2.924806E-5 CDSCD = 1.497572E-4 
+CDSCB = 1.091488E-4 ETAO = 0.29103 ETAB = -3.520693E-3 
+DSUB = 0.2873 PCLM = 1 E-1 0 PDIBLC1 = 6.31939E-4 
+POIBLC2 = 1.350626E-3 POIBLeB = -1 E-3 DROUT =0 
+PSCBE1 = 3.522972E9 PSCBE2 = 5.285524E-1 0 PVAG =15 
+DELTA = 0.01 RSH = 78.7 MOBMOD = 1 
+PRT =0 UTE = -1.5 KT1 = -0.11 
+KT1L =0 KT2 = 0.022 UA1 = 4.31 E-9 
+UB1 =-7.61E-18 UC1 = -5.6E-11 AT = 3.3E4 
+WL =0 WLN = 1 WW =0 
+WWN = 1 WWL =0 LL =0 
+LLN = 1 LW =0 LWN = 1 
+LWL =0 CAPMOD = 2 XPART = 0.5 
+CGDO =1.97E-10 CGSO = 1.97E-10 CGBO = 1 E-9 
+CJ = 3.024512E-4 PB = 0.8 MJ = 0.4355571 
+CJSW = 1.615852E-10 PBSW = 0.8761424 MJSW =0.1003172 
+CJSWG = 3.9E-11 PBSWG = 0.8761424 MJSWG = 0.1003172 
+CF =0 ) * 
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Typical MOSIS Models 
* DATE: Jun 6/02 
* Tech: AMI_ABN 
* LOT: T22X_ TT (typical) WAF: 6605 
* Temperature_parameters=Optimized 
.MODEL CMOSN NMOS ( LEVEL = 49 
+VERSION = 3.1 TNOM = 27 TOX = 3.09E-8 
+XJ = 3E-7 NCH = 7.5E16 VTHO = 0.5585921 
+K1 = 0.9300373 K2 = -0.0706188 K3 = 8.0262635 
+K3B =-2.4231517 WO =5.489201E-7 NLX =1E-8 
+DVTOW = 0 DVT1 W = 0 DVT2W = 0 
+DVTO = 0.7666071 DVT1 = 0.2843554 DVT2 = -0.2195483 
+UO = 665.4919858 UA = 1.468437E-9 UB = 1.94634E-18 
+UC = 3.408801 E-11 VSAT = 1.059876E5 AO = 0.560251 
+AGS =0.1065613 BO =2.451371E-6 B1 =5E-6 
+KETA =-7.033813E-3 A1 =0 A2 =1 
+RDSW = 3E3 PRWG = -0.0415097 PRWB = -0.0367395 
+WR =1 WINT =7.154435E-7 LINT =2.218865E-7 
+XL = 0 XW = 0 DWG = -1.936445E-8 
+DWB = 3.48297E-8 VOFF = -0.0307548 NFACTOR = 0.5740385 
+CIT = 0 CDSC = 0 CDSCD = 0 
+CDSCB = 3.251492E-5 ETAO = -1 ETAB = -0.5546384 
+DSUB = 1 PCLM = 1.2454756 PDIBLC1 = 8.119599E-3 
+PDIBLC2 = 1.824339E-3 PDIBLCB = -0.1 DROUT = 0.0536917 
+PSCBE1 =2.410329E9 PSCBE2 =1.306019E-9 PVAG =0.149629 
+DEL T A = 0.01 RSH = 52.2 MOBMOD = 1 
+PRT = 182.01 UTE = -1.5 KT1 = -0.282143 
+KT1 L = 3.296E-9 KT2 = 0 UA 1 = 1.206664E-9 
+UB1 =-5.06439E-18 UC1 =-1E-10 AT =1E5 
+WL = 0 WLN = 1 WW = 0 
+WWN = 1 WWL = 0 LL = 0 
+LLN = 1 LW = 0 LWN = 1 
+LWL = 0 CAPMOD = 2 XPART = 0.5 
+CGDO =1.8E-10 CGSO =1.8E-10 CGBO =1E-9 
+CJ = 2.830976E-4 PB = 0.99 MJ = 0.537762 
+CJSW =1.451536E-10 PBSW =0.99 MJSW =0.1 
+CJSWG = 6.4E-11 PBSWG = 0.99 MJSWG = 0.1 
+CF = 0 AF = 1 KF = 0) 
* 
.MODEL CMOSP PMOS ( LEVEL = 49 
+VERSION = 3.1 TNOM = 27 TOX = 3.09E-8 
+XJ = 3E-7 NCH = 2.4E16 VTHO = -0.8476404 
+K1 = 0.4513608 K2 = 2.379699E-5 K3 = 13.3278347 
+K3B = -2.2238332 WO = 9.577236E-7 NLX = 1 E-8 
+DVTOW = 0 DVT1W = 0 DVT2W = 0 
+DVTO = 0.2478839 DVT1 = 0.1169086 DVT2 = -0.5 
+UO = 236.8923827 UA = 3.833306E-9 UB = 1.487688E-21 
+UC =-1.08562E-10 VSAT =1.019808E5 AO =0.3104634 
+AGS = 0.4374691 BO = 3.217752E-6 B1 = 4.959246E-6 
+KETA = -0.0196746 A1 = 0 A2 = 0.364 
+RDSW = 3E3 PRWG = 0.1198926 PRWB = -0.2481551 
+WR = 1 WINT = 7.565065E-7 LINT = 9.161352E-8 
+XL = 0 XW = 0 DWG = -2.13917E-8 
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+DWB = 3.857544E-8 VOFF = -0.0877184 NFACTOR = 0.2508342 
+CIT = 0 CDSC = 2.924806E-5 CDSCD = 1.497572E-4 
+CDSCB = 1.091488E-4 ETAO = 0.18903 ETAB = -3.128292E-3 
+DSUB = 0.2873 PCLM = 3.9336407 PDIBLC1 = 1.935475E-5 
+PDIBLC2 = 1.308368E-3 PDIBLCB = -1 E-3 DROUT = 8.135421 E-3 
+PSCBE1 = 3.351476E9 PSCBE2 = 5.018187E-10 PVAG = 15 
+DELTA = 0.01 RSH = 75.6 MOBMOD = 1 
+PRT = 246.403 UTE = -1.5 KT1 = -0.6104394 
+KT1 L = 3.372457E-8 KT2 = 0 UA 1 = -1.127018E-9 
+UB1 = 1.95240E-18 UC1 = -1E-10 AT = 1E5 
+WL = 0 WLN = 1 WW = 0 
+WWN = 1 WWL = 0 LL = 0 
+LLN = 1 LW = 0 LWN = 1 
+LWL = 0 CAP MOD = 2 XPART = 0.5 
+CGDO =2.26E-10 CGSO =2.26E-10 CGBO =1E-9 
+CJ = 2.750013E-4 PB = 0.7304623 MJ = 0.4163053 
+CJSW = 1.667296E-1 0 PBSW = 0.99 MJSW = 0.1387033 
+CJSWG = 3.9E-11 PBSWG = 0.99 MJSWG = 0.1387033 
+CF = 0 AF = 1 KF = 0 ) 
* The fast-slow corner means: NMOS fast and PMOS slow. 
* DATE: Jun 6/02 
* Tech: AMI_ABN 
* LOT: T22X_SS (slow-slow) WAF: 6608 
* Temperature_parameters=Optimized 
.MODEL CMOSN NMOS ( LEVEL = 49 
+VERSION = 3.1 TNOM = 27 TOX = 3.1 E-8 
+XJ = 3E-7 NCH = 7.5E16 VTHO = 0.5938928 
+K1 = 0.9606589 K2 = -0.0722108 K3 = 8.0613938 
+K3B = -2.5714751 WO = 1.259046E-6 NLX = 1 E-8 
+DVTOW = 0 DVT1 W = 0 DVT2W = 0 
+DVTO = 0.7298898 DVT1 = 0.3187254 DVT2 = -0.2774341 
+UO =673.9743329 UA =1.655142E-9 UB =1.736126E-18 
+UC = 4.035809E-11 VSAT = 1.083534E5 AO = 0.4962064 
+AGS = 0.0873111 BO = 2.346374E-6 B1 = 5E-6 
+KETA = -0.0107375 A1 = 0 A2 = 1 
+RDSW = 3E3 PRWG = -0.0324038 PRWB = -0.0446512 
+WR = 1 WINT = 7.242762E-7 LINT = 2.231816E-7 
+XL = 0 XW = 0 DWG = -2.638688E-8 
+DWB = 3.30262E-8 VOFF = -0.0424245 NFACTOR = 0.6653555 
+CIT = 0 CDSC = 0 CDSCD = 0 
+CDSCB = 4.394359E-5 ET AO = -1 ET AB = -0.5939699 
+DSUB = 0.9988851 PCLM = 1.2994807 PDIBLC1 = 8.97257E-3 
+PDIBLC2 = 1.811508E-3 PDIBLCB = -0.1 DROUT = 0.0581877 
+PSCBE1 = 1E8 PSCBE2 = 5.480445E-10 PVAG = 0.3163861 
+DELTA = 0.01 RSH = 54.2 MOBMOD = 1 
+PRT = 182.01 UTE = -1.5 KT1 = -0.282143 
+KT1 L = 3.296E-9 KT2 = 0 UA 1 = 1.206664E-9 
+UB1 =-5.06439E-18 UC1 =-1E-10 AT =1E5 
+WL = 0 WLN = 1 WW = 0 
+WWN = 1 WWL = 0 LL = 0 
+LLN = 1 LW = 0 LWN = 1 
+LWL = 0 CAP MOD = 2 XPART = 0.5 
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+CGDO = 1.78E-10 CGSO = 1.78E-10 CGBO = 1 E-9 
+CJ = 2.831147E-4 PB = 0.9892624 MJ = 0.5375655 
+CJSW = 1.448993E-10 PBSW = 0.9892613 MJSW = 0.1 
+CJSWG = 6.4E-11 PBSWG = 0.9892613 MJSWG = 0.1 
+CF = 0 AF = 1 KF = 0 ) 
* 
.MODEL CMOSP PMOS ( LEVEL = 49 
+VERSION = 3.1 TNOM = 27 TOX = 3.1 E-8 
+XJ = 3E-7 NCH = 2.4E16 VTHO = -0.8476404 
+K1 = 0.4513608 K2 = 2.379699E-5 K3 = 13.3278347 
+K3B =-2.2238332 WO =9.577236E-7 NLX =4.413182E-7 
+DVTOW = 0 DVT1W = 0 DVT2W = 0 
+DVTO = 0.9351981 DVT1 = 1 DVT2 = -0.3102606 
+UO = 236.8923827 UA = 3.833306E-9 UB = 1.487688E-21 
+UC = -1.08562E-10 VSAT = 1.479579E5 AO = 0.3545329 
+AGS = 0.0598437 BO = 3.370831 E-6 B1 = 5E-6 
+KETA =-2.815104E-3 A1 =0 A2 =0.364 
+RDSW = 3E3 PRWG = 0.0510944 PRWB = -0.2978596 
+WR = 1 WINT = 7.565065E-7 LINT = 3.915524E-8 
+XL = 0 XW = 0 DWG = -2.13917E-8 
+DWB = 3.857544E-8 VOFF = -0.0877184 NFACTOR = 0.2508342 
+CIT = 0 CDSC = 2.924806E-5 CDSCD = 1.497572E-4 
+CDSCB = 1.091488E-4 ETAO = 0.18903 ETAB = -3.126169E-3 
+DSUB = 0.2873 PCLM = 3.6298983 PDIBLC1 = 3.071687E-6 
+PDIBLC2 = 1.029847E-3 PDIBLCB = -9.979309E-4 DROUT = 5.642687E-4 
+PSCBE1 = 3.348257E9 PSCBE2 = 5.013367E-10 PVAG = 14.9962419 
+DELTA = 0.01 RSH = 76.9 MOBMOD = 1 
+PRT = 246.403 UTE = -1.5 KT1 = -0.6104394 
+KT1 L = 3.372457E-8 KT2 = 0 UA 1 = -1.127018E-9 
+UB1 = 1.952401E-18 UC1 = -1E-10 AT = 1E5 
+WL = 0 WLN = 1 WW = 0 
+WWN = 1 WWL = 0 LL = 0 
+LLN = 1 LW = 0 LWN = 1 
+LWL = 0 CAPMOD = 2 XPART = 0.5 
+CGDO =2.18E-10 CGSO =2.18E-10 CGBO = 1E-9 
+CJ = 2.750004E-4 PB = 0.7304697 MJ = 0.4163034 
+CJSW = 1.667377E-1 0 PBSW = 0.9891238 MJSW = 0.138695 
+CJSWG = 3.9E-11 PBSWG = 0.9891238 MJSWG = 0.138695 
+CF = 0 AF = 1 KF = 0 ) 
* 
* DATE: Jun 7/02 
* Tech: AMI_ABN 
* LOT: T22X_FF (fast-fast) WAF: 6603 
* Temperature_parameters=Optimized 
.MODEL CMOSN NMOS ( LEVEL = 49 
+VERSION = 3.1 TNOM = 27 TOX = 3.09E-8 
+XJ = 1.5E-7 NCH = 1.7E17 VTHO = 0.3418879 
+K1 = 1 K2 = -0.0886142 K3 = 73.935439 
+K3B =-1.7335131 WO =4.294837E-6 NLX =1.234757E-7 
+DVTOW = 0 DVT1 W = 0 DVT2W = 0 
+DVTO = 0.9366704 DVT1 = 0.3952099 DVT2 = -0.5 
+UO = 512.1053322 UA = 1 E-13 UB = 3.542293E-21 
+UC = -2.6555E-11 VSAT = 1.262501E5 AO = 0.6976947 
+AGS =0.1141915 BO =1.665024E-6 B1 =5E-6 
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+KETA =1.004654E-3 A1 =4.087651E-3 A2 =0.4749696 
+RDSW = 2.240384E3 PRWG = 0.0865258 PRWB = 0.1022712 
+WR = 1 WINT = 3.502972E-7 LINT = 2.66482E-7 
+XL = 0 XW = 0 DWG = 8.182647E-8 
+DWB = 1 E-7 VOFF = 0 NFACTOR = 0 
+CIT = 0 CDSC = 2.4E-4 CDSCD = 0 
+CDSCB = 0 ET AO = 4.931902E-3 ETAB = -2.258513E-3 
+DSUB = 0.0881464 PCLM = 2.9105077 PDIBLC1 = 1.5770646 
+PDIBLC2 = 2.55284E-3 PDIBLCB = -0.0422318 DROUT = 2 
+PSCBE1 = 2.446215EB PSCBE2 = 1.B03554E-6 PVAG = 0 
+DEL T A = 0.01 RSH = 52.9 MOBMOD = 1 
+PRT = 182.01 UTE = -1.5 KT1 = -0.282143 
+KT1 L = 3.296E-9 KT2 = 0 UA 1 = 1.206664E-9 
+UB1 =-5.06439E-18 UC1 =-1E-10 AT =1E5 
+WL = 0 WLN = 1 WW = 0 
+WWN = 1 WWL = 0 LL = 0 
+LLN = 1 LW = 0 LWN = 1 
+LWL = 0 CAP MOD = 2 XPART = 0.5 
+CGDO =1.79E-10 CGSO =1.79E-10 CGBO =1E-10 
+CJ = 2.819907E-4 PB = 0.9892543 MJ = 0.5329971 
+CJSW = 1.60816E-10 PBSW = 0.2095614 MJSW = 0.1 
+CJSWG = 6.4E-11 PBSWG = 0.2095614 MJSWG = 0.1 
+CF = 0 AF = 1 KF = 0 ) 
* 
.MODEL CMOSP PMOS ( LEVEL = 49 
+VERSION = 3.1 TNOM = 27 TOX = 3.09E-8 
+XJ = 1.5E-7 NCH = 1.7E17 VTHO = -0.5412091 
+K1 = 0.4956702 K2 = -0.0172116 K3 = 29.1047334 
+K3B = -0.349145 WO = 6.643926E-7 NLX = 9.869849E-7 
+DVTOW = 0 DVT1 W = 0 DVT2W = 0 
+DVTO = 1.2567763 DVT1 = 0.1934763 DVT2 = -0.1101939 
+UO = 213.8783744 UA = 2.609406E-9 UB = 2.126194E-19 
+UC =-9.91697E-11 VSAT =2E5 AO =1.0812191 
+AGS = 0.2151663 BO = 3.026533E-6 B1 = 5E-6 
+KETA = -4.041454E-4 A1 = 0 A2 = 0.3 
+RDSW = 3E3 PRWG = 0.1606075 PRWB = 0.026623 
+WR = 1 WINT = 5E-7 LINT = 1.070949E-7 
+XL = 0 XW = 0 DWG = 5.26422E-8 
+DWB = 1 E-7 VOFF = -6.706867E-3 NFACTOR = 0.1930646 
+CIT = 0 CDSC = 2.4E-4 CDSCD = 0 
+CDSCB = 0 ETAO = 1 ETAB = 0.422708 
+DSUB = 0.7758321 PCLM = 10 PDIBLC1 = 0.5648689 
+PDIBLC2 = 0 PDIBLCB = 5.712687E-3 DROUT = 0.2362627 
+PSCBE1 = 1 E8 PSCBE2 = 5E-1O PVAG = 7.4222093 
+DEL T A = 0.01 RSH = 75.5 MOBMOD = 1 
+PRT = 246.403 UTE = -1.5 KT1 = -0.6104394 
+KT1L = 3.372457E-8 KT2 = 0 UA1 = -1.12701BE-9 
+UB1 = 1.952401E-18 UC1 =-1E-10 AT = 1E5 
+WL = 0 WLN = 1 WW = 0 
+WWN = 1 WWL = 0 LL = 0 
+LLN = 1 LW = 0 LWN = 1 
+LWL = 0 CAPMOD = 2 XPART = 0.5 
+CGDO =2.26E-10 CGSO =2.26E-10 CGBO =1E-10 
+CJ =2.750024E-4 PB =0.7311843 MJ =0.4165128 
+CJSW =1.665418E-10 PBSW =0.9889114 MJSW =0.1377668 
+CJSWG = 3.9E-11 PBSWG = 0.9889114 MJSWG = 0.1377668 
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+CF =0 
* DATE: Jun 13/02 
* Tech: AMI_ABN 
AF = 1 
* LOT: T22X_SF (slow-fast) 
* Temperature_parameters=Optimized 
.MODEL CMOSN NMOS ( 
+VERSION = 3.1 TN OM = 27 
KF =0) 
WAF: 6607 
LEVEL = 49 
+XJ =1.5E-7 NCH =1.7E17 
TOX = 3.1 E-8 
VTHO = 0.4614515 
+K1 = 1 K2 = -0.0705094 K3 = 68.5120173 
+K3B = -1.6803968 WO = 4.639473E-6 NLX = 1.585868E-7 
+DVTOW = 0 DVT1 W = 0 DVT2W = 0 
+DVTO = 1.0455678 DVT1 = 0.354009 DVT2 = -0.3737356 
+UO =520.9170195 UA =1.765927E-12 UB =9.213525E-20 
+UC = -4.60095E-11 VSAT = 1.417942E5 AO = 0.5127879 
+AGS = 7.742278E-4 BO = 1.213886E-6 B1 = 5E-6 
+KETA = -9.726449E-3 A1 = 0.0285695 A2 = 0.31575 
+RDSW = 2.817964E3 PRWG = 0.0426905 PRWB = 0.0385776 
+WR = 1 WINT = 4.015258E-7 LINT = 2.806234E-7 
+XL = 0 XW = 0 DWG = 7.86338E-8 
+DWB = 1 E-7 VOFF = 0 NFACTOR = 0.0395355 
+CIT = 0 CDSC = 2.4E-4 CDSCD = 0 
+CDSCB = 0 ETAO = 2.168868E-3 ETAB = -6.298812E-4 
+DSUB = 0.0291404 PCLM = 2.9949477 PDIBLC1 = 2 
+PDIBLC2 = 1.045548E-3 PDIBLCB = -0.1985476 DROUT = 1.0985508 
+PSCBE1 = 1.687442E8 PSCBE2 = 2.05305E-7 PVAG = 0 
+DEL T A = 0.01 RSH = 52.2 MOBMOD = 1 
+PRT = 182.01 UTE = -1.5 KT1 = -0.282143 
+KT1 L = 3.296E-9 KT2 = 0 UA 1 = 1.206664E-9 
+UB1 =-5.06439E-18 UC1 =-1E-10 AT =1E5 
+WL = 0 WLN = 1 WW = 0 
+WWN = 1 WWL = 0 LL = 0 
+LLN = 1 LW = 0 LWN = 1 
+LWL = 0 CAPMOD = 2 XPART = 0.5 
+CGDO = 1.78E-10 CGSO = 1.78E-10 CGBO = 1E-10 
+CJ = 2.819905E-4 PB = 0.9892687 MJ = 0.5330165 
+CJSW = 1.608294E-1 0 PBSW = 0.2096834 MJSW = 0.1 
+CJSWG = 6.4E-11 PBSWG = 0.2096834 MJSWG = 0.1 
+CF = 0 AF = 1 KF = 0) 
.MODEL CMOSP PMOS ( LEVEL = 49 
+VERSION = 3.1 TN OM = 27 TOX = 3.1 E-8 
+XJ = 1.5E-7 NCH = 1.7E17 VTHO = -0.7203002 
+K1 = 0.5028415 K2 = -6.420434E-3 K3 = 25.7018529 
+K3B =-0.6650859 WO =7.616826E-7 NLX =1E-6 
+DVTOW = 0 DVT1 W = 0 DVT2W = 0 
+DVTO = 1.5853422 DVT1 = 0.2256511 DVT2 = -0.0761088 
+UO = 225.9995164 UA = 3.243723E-9 UB = 3.53857E-19 
+UC =-9.47707E-11 VSAT =2E5 AO =0.5399018 
+AGS = 0.1772438 BO = 4.276792E-6 B1 = 5E-6 
+KET A = -6.330167E-3 A 1 = 0 A2 = 0.3 
+RDSW = 3E3 PRWG = 0.0916148 PRWB = -0.0744168 
+WR = 1 WINT = 5E-7 LINT = 8.263378E-8 
+XL = 0 XW = 0 DWG = 6.663649E-B 
+DWB = 1 E-7 VOFF = -0.0375864 NFACTOR = 0.1597389 
+CIT = 0 CDSC = 2.4E-4 CDSCD = 0 
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+CDSCB = 0 ETAO = 0.9459351 ETAB = -0.0941568 
+DSUB = 0.5462029 PCLM = 10 PDIBLC1 = 0.1715607 
+PDIBLC2 = 5.132495E-4 PDIBLCB = -0.1 DROUT = 0.1743087 
+PSCBE1 = 1E8 PSCBE2 = 1.739746E-9 PVAG = 12.4353134 
+DELTA = 0.01 RSH = 77.4 MOBMOD = 1 
+PRT = 246.403 UTE = -1.5 KT1 = -0.6104394 
+KT1 L = 3.372457E-8 KT2 = 0 UA 1 = -1.127018E-9 
+UB1 = 1.952401E-18 UC1 = -1E-10 AT = 1E5 
+WL = 0 WLN = 1 WW = 0 
+WWN = 1 WWL = 0 LL = 0 
+LLN = 1 LW = 0 LWN = 1 
+LWL = 0 CAPMOD = 2 XPART = 0.5 
+CGDO = 2.22E-1 0 CGSO = 2.22E-1 0 CGBO = 1 E-1 0 
+CJ = 2.750024E-4 PB = 0.7311609 MJ = 0.4165067 
+CJSW = 1.665496E-1 0 PBSW = 0.9888326 MJSW = 0.1377907 
+CJSWG = 3.9E-11 PBSWG = 0.9888326 MJSWG = 0.1377907 
+CF = 0 AF = 1 KF = 0 ) 
* 
* DATE: Jun 14/02 
* Tech: AMI_ABN 
* LOT: T22X_FS (fast-slow) WAF: 6606 
* Temperature_parameters=Optimized 
.MODEL CMOSN NMOS ( LEVEL = 49 
+VERSION = 3.1 TNOM = 27 TOX = 3.1 E-8 
+XJ = 1.5E-7 NCH = 1. 7E 17 VTHO = 0.3552941 
+K1 = 1 K2 = -0.0902551 K3 = 80.4408341 
+K3B = -2.0401761 WO = 5.986863E-6 NLX = 2.004975E-7 
+DVTOW = 0 DVT1W = 0 DVT2W = 0 
+DVTO = 1.1516023 DVT1 = 0.3035573 DVT2 = -0.2699118 
+UO =525.7080358 UA =1E-13 UB =2.178146E-20 
+UC = -4.24067E-11 VSAT = 1.330286E5 AO = 0.6608039 
+AGS = 0.0739246 BO = 1.234506E-6 B1 = 5E-6 
+KETA = 6.152135E-4 A 1 = 0.0319649 A2 = 0.3555416 
+RDSW = 2.776237E3 PRWG = 0.0434954 PRWB = 0.0513048 
+WR = 1 WINT = 3.615794E-7 LINT = 2.824851 E-7 
+XL = 0 XW = 0 DWG = 7.804304E-8 
+DWB = 1 E-7 VOFF = 0 NFACTOR = 0 
+CIT = 0 CDSC = 2.4E-4 CDSCD = 0 
+CDSCB = 0 ETAO = 3.988663E-3 ETAB = -1.860237E-3 
+DSUB = 0.0717376 PCLM = 2.9673455 PDIBLC1 = 1.7324734 
+PDIBLC2 = 2.44682E-3 PDIBLCB = -0.0311057 DROUT = 1.3514359 
+PSCBE1 = 1.980083E8 PSCBE2 = 5.517543E-7 PVAG = 0 
+DEL T A = 0.01 RSH = 54.7 MOBMOD = 1 
+PRT = 182.01 UTE = -1.5 KT1 = -0.282143 
+KT1 L = 3.296E-9 KT2 = 0 UA 1 = 1 .206664E-9 
+UB1 =-5.06439E-18 UC1 =-1E-10 AT =1E5 
+WL = 0 WLN = 1 WW = 0 
+WWN = 1 WWL = 0 LL = 0 
+LLN = 1 LW = 0 LWN = 1 
+LWL = 0 CAPMOD = 2 XPART = 0.5 
+CGDO =1.79E-10 CGSO =1.79E-10 CGBO =1E-10 
+CJ = 2.819905E-4 PB = 0.9892687 MJ = 0.5330165 
+CJSW = 1.608294E-1 0 PBSW = 0.2096834 MJSW = 0.1 
+CJSWG = 6.4E-11 PBSWG = 0.2096834 MJSWG = 0.1 
+CF = 0 AF = 1 KF = 0 )* 
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.MODEL CMOSP PMOS ( LEVEL = 49 
+VERSION = 3.1 TNOM = 27 TOX = 3.1 E-8 
+XJ = 1.5E-7 NCH = 1.7E17 VTHO = -0.8238582 
+K1 = 0.4609855 K2 = -4.53208E-4 K3 = 24.9924178 
+K3B = -1.2223282 WO = 1.209388E-6 NLX = 1 E-6 
+DVTOW = 0 DVT1 W = 0 DVT2W = 0 
+DVTO = 1.4457275 DVT1 = 0.1964752 DVT2 = -0.0651827 
+UO = 225.374352 UA = 3.222769E-9 UB = 3.845902E-19 
+UC = -8.36683E-11 VSAT = 2E5 AO = 0.1463702 
+AGS = 0.0112579 BO = 4.487759E-6 B1 = 5E-6 
+KETA =-7.612061E-3 A1 =0 A2 =0.3 
+RDSW = 3E3 PRWG = 0.1220022 PRWB = -0.0602275 
+WR =1 WINT =5E-7 LINT =8.641214E-8 
+XL = 0 XW = 0 DWG = 5.360576E-8 
+DWB = 1 E-7 VOFF = -0.0329443 NFACTOR = 0.1439157 
+CIT = 0 CDSC = 2.4E-4 CDSCD = 0 
+CDSCB = 0 ET AO = 0.4151491 ET AB = -0.0627808 
+DSUB = 0.3810547 PCLM = 10 PDIBLC1 = 1.236252E-3 
+PDIBLC2 = 1.178347E-3 PDIBLCB = -0.1 DROUT = 0 
+PSCBE1 =1E8 PSCBE2 =8.935016E-10 PVAG =15 
+DEL T A = 0.01 RSH = 76.1 MOBMOD = 1 
+PRT = 246.403 UTE = -1.5 KT1 = -0.6104394 
+KT1L =3.372457E-8 KT2 =0 UA1 =-1.127018E-9 
+UB1 = 1.952401E-18 UC1 =-1E-10 AT = 1E5 
+WL = 0 WLN = 1 WW = 0 
+WWN = 1 WWL = 0 LL = 0 
+LLN = 1 LW = 0 LWN = 1 
+LWL = 0 CAPMOD = 2 XPART = 0.5 
+CGDO =2.23E-10 CGSO =2.23E-10 CGBO =1E-10 
+CJ = 2.750024E-4 PB = 0.7311609 MJ = 0.4165067 
+CJSW = 1.665496E-1 0 PBSW = 0.9888326 MJSW = 0.1377907 
+CJSWG = 3.9E-11 PBSWG = 0.9888326 MJSWG = 0.1377907 





UnOptimized and Optimized data using Percentage Error method for 2.4xl.6 um NMOS 
FETs. 
W=2.4um & Using the optimized values of Using the default values of Vt 
L = 1.6 um Vt = 0.48 V and M = 1.05 = 0.48 V and M = 1 
Error Error 
Ids Factor Factor 
Simulated Meas. Ids Meas. 
Ids wI Vs Ids Simulated Vs 
Measured Vt=0.48V Sim. Measured wI Sim. 
Vgs Vds with dual and M = (SMut with dual Vt=0.48V (SMUI 
IVl (V) SMUs 1.05 Sim) SMUs and M = 1 Sim) 
Die #3 Die #3 
CA) CA) CA) CA) 
0 1.0 9.26E-09 1.S9E-12 5812.75 9.26E-09 1.S7E-12 5917.84 
0 3.0 1.06E-08 3.83E-12 2768.50 1.06E-08 3.79E-12 2797.41 
0 5.0 1.12E-08 6.07E-12 1839.03 1.12E-08 6.02E-12 1854.58 
1.0 1.0 1.S4E-06 6.40E-06 0.24 1.S4E-06 6.10E-06 0.25 
1.0 3.0 1.96E-06 7.23E-06 0.27 1.96E-06 6.88E-06 0.29 
1.0 5.0 2.29E-06 7.90E-06 0;29 2.29E-06 7.S2E-06 0.30 
2.0 1.0 1.37E-OS 3.S7E-OS 0.39 1.37E-OS 3.40E-OS 0.40 
2.0 3.0 1.78E-OS 4.0SE-OS 0.44 1.78E-OS 3.86E-OS 0.46 
2.0 5.0 2.01 E-OS 4.24E-OS 0.47 2.01 E-OS 4.04E-OS 0.50 
3.0 1.0 3.67E-OS 6.82E-OS 0.54 3.67E-OS 6.49E-OS 0.56 
3.0 3.0 S.12E-OS 8.93E-OS a.51 S.12E-OS 8.S0E-OS 0.60 
3.0 5.0 S.63E-OS 9.2SE-OS 0.61 S.63E-OS 8.81 E-OS 0.64 
4.0 1.0 6.29E-OS 9.63E-OS 0.65 6.29E-OS 9.17E-OS 0.69 
4.0 3.0 9.71 E-OS 1.47E-04 0.66 9.71 E-OS 1.40E-04 0,69 
4.0 5.0 1.06E-04 1.S2E-04 0.70 1.06E-04 1.4SE-04 0.73 
5.0 1.0 8.93E-OS 1.21 E-04 0.74 8.93E-OS 1.1SE-04 0.76 
5.0 3.0 1.51 E-04 2.12E-04 0.71 1.51 E-04 2.02E-04 0.75 
5.0 5.0 1.6SE-04 2.20E-04 0.75 1.6SE-04 2.10E-04 0.79 
iAVG Error 4$.44% AVG Error 43.7$% 
SD Error 0.18 SD Error 0.18 
131 
UnOptimized and Optimized data using Percentage Error method for 38.4x1.6 urn NMOS 
FET. 
W = 38.4um Using the optimized values of Using the default values of Vt 
&L=1.6um Vt = 0.48 V and M = 1.05 = 0.48 V and M = 1 
Error Error 
Ids Factor Factor 
Simulated Meas. Ids Meas. 
Ids wI Vs Ids Simulated Vs 
Measured Vt=0.48V Sim. Measured wI Sim. 
Vgs Vds with dual and M = (SMut with dual Vt=0.48V (SMut 
(V) (V) SMUs 1.05 Sim) SMUs and M = 1 Sim) 
Die #3 Die #3 
(A) (A) (A) (A) 
0 1.0 6.01 E-11 4.22E-11 1.42 6.01 E-11 4.02E-11 1.49 
0 3.0 7.74E-11 6.04E-11 1.28 7.74E-11 5.77E-11 1.34 
0 5.0 3.93E-11 7.86E-11 0.50 3.93E-11 7.51E-11 0.52 
1.0 1.0 2.82E-04 3.02E-04 0.93 2.82E-04 2.87E-04 0.98 
1.0 3.0 3.31 E-04 3.41 E-04 0.97 3.31 E-04 3.24E-04 1.02 
1.0 5.0 3.69E-04 3.71 E-04 0.99 3.69E-04 3.54E-04 1,04 
2.0 1.0 1.55E-03 1.51 E-03 1.02 1.55E-03 1.44E-03 1.07 
2.0 3.0 1.79E-03 1.76E-03 1,02 1.79E-03 1.67E-03 1.07 
2.0 5.0 1.90E-03 1.84E-03 1.03 1.90E-03 1.75E-03 1.09 
3.0 1.0 2.78E-03 2.69E-03 1.03 2.78E-03 2.56E-03 1.08 
3.0 3.0 3.65E-03 3.69E-03 0.99 3.65E-03 3.52E-03 1.04 
3.0 5.0 3.81 E-03 3.83E-03 1.00 3.81 E-03 3.65E-03 1.05 
4.0 1.0 3.75E-03 3.66E-03 1.02 3.75E-03 3.49E-03 1.01 
4.0 3.0 5.66E-03 5.87E-03 0.96 5.66E-03 5.59E-03 1.01 
4.0 5.0 5.86E-03 6.08E-03 0.96 5.86E-03 5.79E-03 1.01 
5.0 1.0 4.54E-03 4.46E-03 1.02 4.54E-03 4.25E-03 1.01 
5.0 3.0 7.67E-03 8.15E-03 0.94 7.67E-03 7.76E-03 0 .• 99 
5.0 5.0 7.96E-03 8.54E-03 0.93 7.96E-03 8.13E-03 0.98 
AVG Error ~O.220/0 IAVG Error -S.2()% 
SD Error 0.18 SO Error 0.18 
... 
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UnOptimized and Optimized data using Percentage Error method for 57.6x1.6 um NMOS 
FET 
W = 57.6um Using the optimized values of Using the default values of Vt 
& L = 1.6 um Vt = 0.48 V and M = 1.05 = 0.48 V and M = 1 
Ids Error Error 
Simulate Factor Ids Factor 
Ids dwl Meas. Ids Simulated Meas. 
Measured Vt=0.48V VsSim. Measured wI VsSim. 
Vgs Vds with dual and M = (SMUlSi with dual Vt=0.48V (SMUlSi 
(V) (V) SMUs 1.05 m) SMUs and M = 1 m) 
Oie#3 Oie#3 
(Al (A) (A) (A) 
0 1.0 4.86E-08 6.49E-11 747.75 4.86E-08 6.19E-11 784.54 
0 3.0 8.34E-08 9.21 E-11 905.38 8.34E-08 8.78E-11 949.11 
0 5.0 1.36E-07 1.19E-10 1140.84 1.36E-07 1.14E-10 1195.43 
1.0 1.0 6.83E-04 4.62E-04 1.48 6.83E-04 4.40E-04 1.55 
1.0 3.0 7.97E-04 5.22E-04 1.53 7.97E-04 4.97E-04 1.60 
1.0 5.0 8.80E-04 5.69E-04 1.55 8.80E-04 5.42E-04 1.63 
2.0 1.0 2.57E-03 2.31 E-03 1 ;11 2.57E-03 2.20E-03 1.17 
2.0 3.0 3.09E-03 2.69E-03 1.15 3.09E-03 2.56E-03 1,21 
2.0 5.0 3.27E-03 2.81 E-03 1.16 3.27E-03 2.68E-03 1.22 
, 
3.0 1.0 4.22E-03 4.10E-03 1.03 4.22E-03 3.90E-03 1.08 
3.0 3.0 5.85E-03 5.64E-03 1.04 5.85E-03 5.37E-03 1.09 
3.0 5.0 6.11 E-03 5.85E-03 1.05 6.11 E-03 5.57E-03 1.10 
4.0 1.0 5.52E-03 5.57E-03 0.99 5.52E-03 5.31 E-03 1.04 
4.0 3.0 8.78E-03 8.95E-03 0.98 8.78E-03 8.52E-03 1.03 
4.0 5.0 9.12E-03 9.28E-03 0.98 9.12E-03 8.83E-03 1.03 
5.0 1.0 6.58E-03 6.78E-03 0.97 6.58E-03 6.46E-03 1.02 
5.0 3.0 1.17E-02 1.24E-02 0.94 1.17E-02 1.18E-02 0.99 
5.0 5.0 1.22E-02 1.30E-02 0.94 1.22E-02 1.24E-02 0.98 
AVG Erro ,,12.64% AVG Error ;018.27% 
SO Error 0.21 SO Error 0,23 
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UnOptimized and Optimized data using Percentage Error method for 76.8xl.6 um NMOS 
FET 
W=76.8um & Using the optimized values of Using the default values of Vt 
L=1.6um Vt = 0.48 V and M = 1.05 = 0.48 V and M = 1 
Error Error 
Factor Factor 
Ids Meas. Ids Meas. 
Ids Simulated Vs Ids Simulated Vs 
Measured w/Vt=0.48V Sim. Measured wI Sim. 
Vgs Vds with dual and (SMut with dual Vt=0.48V (SMut 
(V) (V) SMUs M = 1.05 Sim) SMUs and M = 1 Sim) 
Oie#3 Oie#3 
(A) (A) (A) (A) 
0 1.0 7.71 E-11 8.77E-11 0.88 7.71E-11 8.36E-11 0.92 
0 3.0 9.27E-11 1.24E-10 0.75 9.27E-11 1.18E-10 0.79 
0 5.0 1.12E-10 1.60E-10 0.70 1.12E-10 1.S2E-10 0.73 
1.0 1.0 S.69E-04 6.22E-04 0.91' S.69E-04 S.93E-04 0.96 
1.0 3.0 6.66E-04 7.03E-04 0.95 6.66E-04 6.69E-04 ,1.00 
1.0 5.0 7.43E-04 7.66E-04 ' " ,,' 0.97" 7.43E-04 7.30E-04 1.02 
2.0 1.0 3.07E-03 3.11 E-03 0.99 3.07E-03 2.96E-03 1.04 
2.0 3.0 3.S6E-03 3.62E-03 0.98 3.S6E-03 3.44E-03 1.03 
2.0 5.0 3.77E-03 3.78E-03 1.00 3.77E-03 3.60E-03 1.05 
3.0 1.0 S.44E-03 S.SOE-03 0,99 S.44E-03 S.24E-03 1.04 
3.0 3.0 7.22E-03 7.S9E-03 0.95 7.22E-03 7.22E-03 1.00 
3.0 5.0 7.S2E-03 7.86E-03 0.96 7.S2E-03 7.49E-03 1.00 
4.0 1.0 7.28E-03 7.48E-03 0;~J7'" 7.28E-03 7.12E-03 U)2 
4.0 3.0 1.12E-02 1.20E-02 0.93, 1.12E-02 1.1SE-02 0.97 
4.0 5.0 1.1SE-02 1.2SE-02 0.93 ' 1.1SE-02 1.19E-02 0.97 
" 
5.0 1.0 8.76E-03 9.10E-03 0.96 8.76E-03 8.66E-03 1.01 
5.0 3.0 1.51 E-02 1.67E-02 0.90, 1.51 E-02 1.S9E-02 0.9S 
5.0 5.0 1.S6E-02 1.7SE-02 0.89 1.S6E-02 1.67E-02 0.94 
AVG Error 7.7~k AVG Error a,12% 
SO Error 0.08 SO Error "0.08 
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UnOptimized and Optimized data using Average Error Current method for 2.4 x1.6um 
NMOS FET 
W=2.4um & Using the optimized values of Vt Using the default values of Vt = 
L = 1.6 urn = 0.48 V and M = 1.05 0.48 V and M = 1 
Ids Error Ids Error 
Simulated Factor Simulated Factor 
Ids wI Meas.Vs Ids wI Meas. 
Measured Vt=0.48V Sim. Measured Vt=0.48V VsSim. 
Vgs Vds with dual and {SMU- with dual and (SMU-
(V) (V) SMUs M = 1.05 Sim) SMUs M = 1.0 Sim) 
Oie#3 Oie#3 
(A) (A) (A) (A) 
0 1.0 9.26E-09 1.S9E-12 9.26E-09 9.26E-09 1.S7E-12 9.26E-09 
0 3.0 1.06E-08 3.83E-12 1.06E-08 1.06E-08 3.79E-12 1.06E-08 
0 5.0 1.12E-08 6.07E-12 1.12E-08 1.12E-08 6.02E-12 1.12E-08 
1.0 1.0 1.S4E-06 6.40E-06 4.86E-06 1.S4E-06 6.10E-06 4.56E~ 
1.0 3.0 1.96E-06 7.23E-06 5.26E-OO 1.96E-06 6.88E-06 4.92E..()6 
1.0 5.0 2.29E-06 7.90E-06 5.61E706 2.29E-06 7.S2E-06 5.23E;.()6 
2.0 1.0 1.37E-OS 3.S7E-OS 2.191$-05 1.37E-OS 3.40E-OS 2.02E-OS 
2.0 3.0 1.78E-OS 4.0SE-OS .. 2.~7E-0s 1.78E-OS 3.86E-OS ~Uj8E"()S 
2.0 5.0 2.01 E-OS 4.24E-OS 2.231;,;05 2.01 E-OS 4.04E-OS 2.026-OS 
/ .: 
3.0 1.0 3.67E-OS 6.82E-OS 3;15E·05 3.67E-OS 6.49E-OS 2.82E"()S. 
3.0 3.0 S.12E-OS 8.93E-OS • 3~81e;.05 S.12E-OS 8.S0E-OS 3,396:0S 
3.0 5.0 S.63E-OS 9.2SE-OS 3;616-0S S.63E-OS 8.81 E-OS 3.11E"()S 
4.0 1.0 6.29E-OS 9.63E-OS 3.$5E-OS 6.29E-OS 9.17E-OS 2.e96~05 
4.0 3.0 9.71 E-OS 1.47E-04 5.00&-05 9.71 E-OS 1.40E-04 4.30E~b5 
4.0 5.0 1.06E-04 1.52E-04 ~t62e-()5 1.06E-04 1.4SE-04 3.006;0$ 
... 
.. 
5.0 1.0 8.93E-OS 1.21 E-04 3.156;.Q5 8.93E-OS 1.1SE-04 2.586:-OS 
5.0 3.0 1.51 E-04 2.12E-04 6.0s6-05 1.51 E-04 2.02E-04 5.041::-05 
5.0 5.0 1.6SE-04 2.20E-04 .5.531:;.Q5 1.6SE-04 2.10E-04 4,496;.Q5 
... 
AVG Error a.1f)E .. 05 AVG Error 2 •• 8~~ SO Error 1.16! .. O5 SO Error 1.41£;' 
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UnOptimized and Optimized data using Average Error Current method for 38.4x1.6um 
NMOS FET 
W = 38.4um 
& L = 1.6 Using the optimized values of Vt Using the default values of Vt = 
urn = 0.48 Vand M = 1.05 0.48 V and M = 1 
Ids Error Error 
Simulated Factor Ids Factor 
Ids wI Meas. Vs Ids Simulated Meas. 
Measured Vt=0.48V Sim. Measured wI VsSim. 
Vgs Vds with dual and M = (SMU- with dual Vt=0.48V (SMU-
(V) (V) SMUs 1.05 Sim) SMUs and M = 1.( Sim) 
Oie#3 Oie#3 
(A) (A) (A) (A) 
0 1.0 6.01 E-11 4.22E-11 1.79E-11 6.01 E-11 4.02E-11 1.98E~11 
0 3.0 7.74E-11 6.04E-11 1.70E-11 7.74E-11 5.77E-11 1.97E~.11 
0 5.0 3.93E-11 7.86E-11 3.92E-11 3.93E-11 7.51E-11 3.57E~11 
1.0 1.0 2.82E-04 3.02E-04 1.91E-05 2.82E-04 2.87E-04 5.34E~06 
1.0 3.0 3.31 E-04 3.41 E-04 9.87E~Q6 3.31 E-04 3.24E-04 6.35E-06 
1.0 5.0 3.69E-04 3.71 E-04 2.06E-06 3.69E-04 3.S4E-04 1.56E-05 
2.0 1.0 1.55E-03 1.51 E-03 3.59E-05 1.55E-03 1.44E-03 1.0BE-04 
2.0 3.0 1.79E-03 1.76E-03 3.41E"05 1.79E-03 1.67E-03 1.1SE--04 
2.0 5.0 1.90E-03 1.84E-03 6.31E-05 1.90E-03 1.75E-03 1.51E-04 
3.0 1.0 2.78E-03 2.69E-03 8.S5E-05 2.78E-03 2.56E-03 2. 12E-<>4 
3.0 3.0 3.65E-03 3.69E-03 3.98E-05 3.65E-03 3.52E-03 1.36E-04 
3.0 5.0 3.81 E-03 3.83E-03 1;49E~()5 3.81 E-03 3.65E-03 1.67E-04 
4.0 1.0 3.75E-03 3.66E-03 8.11 E-05 3.75E-03 3.49E-03 2.56E":04 
4.0 3.0 5.66E-03 5.87E-03 2.11E~04 5.66E-03 5.59E-03 6.81E~05 
4.0 5.0 5.86E-03 6.08E-03 2.16E-04 5.86E-03 5.79E-03 7.34E~05 
; 
5.0 1.0 4.54E-03 4.46E-03 8;15E·05 4.54E-03 4.25E-03 2.94E~04 
5.0 3.0 7.67E-03 8.15E-03 4.80e-04 7.67E-03 7.76E-03 9.22E~05 
5.0 5.0 7.96E-03 8.54E-03 5.82E·04 7.96E-03 8.13E-03 1.75E1.04 
AVG Error 1.09E,.()4 AVG Error t.04E..04 
SO Error 1.68E.Q4 SO Error 9.23E!i()5 
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UnOptimized and Optimized data using Average Error Current method for 57.6xl.6um 
NMOS FET 
w = 57.6um 
& L = 1.6 Using the optimized values of Vt Using the default values of Vt = 
urn = 0.48 V and M = 1.05 0.48 V and M = 1 
Ids Error Ids Error 
Simulated Factor Simulated Factor 
Ids with Meas. Vs Ids with Meas. Vs 
Measured Vt=0.48V Sim. Measured Vt=0.48V Sim. 
Vgs Vds with dual and (SMU- with dual and (SMU-
(V) (V) SMUs M = 1.05 Sim) SMUs M = 1 Sim) 
Oie#3 Oie#3 
(A) (A) (A) (A) 
0 1.0 4.B6E-OB 6.49E-11 4.85E-08 4.B6E-OB 6.19E-11 4.856~08 
0 3.0 B.34E-OB 9.21 E-11 8.33E~08 B.34E-OB B.7BE-11 8.33E-08 
0 5.0 1.36E-07 1.19E-10 1.366~07 1.36E-07 1.14E-10 1.366-07 
1.0 1.0 6.B3E-04 4.62E-04 2.216-04 6.B3E-04 4.40E-04 2.436-a4 
1.0 3.0 7.97E-04 5.22E-04 2.766,.()4 7.97E-04 4.97E-04 3.006-04 
1.0 5.0 B.BOE-04 5.69E-04 3.12E-04 B.BOE-04 5.42E-04 3.396,.Q4 
2.0 1.0 2.57E-03 2.31 E-03 2.626,.Q4 2.57E-03 2.20E-03 3.726-04 
2.0 3.0 3.09E-03 2.69E-03 3.986-04 3.09E-03 2.56E-03 5.266~04 
2.0 5.0 3.27E-03 2.B1 E-03 4.606-04 3.27E-03 2.6BE-03 5.936-04 
3.0 1.0 4.22E-03 4.10E-03 1.236-04 4.22E-03 3.90E-03 3.196~04 
3.0 3.0 5.B5E-03 5.64E-03 2.16E~04 5.B5E-03 5.37E-03 4.856,;04 
3.0 5.0 6.11 E-03 5.B5E-03 2.67E-04 6.11 E-03 5.57E-03 5.45E-04 
4.0 1.0 5.52E-03 5.57E-03 5.036-05 5.52E-03 5.31 E-03 2.156-04 
4.0 3.0 B.7BE-03 B.95E-03 1.67E-04 B.7BE-03 B.52E-03 2.596-04 
4.0 5.0 9.12E-03 9.2BE-03 1.58E~04 9.12E-03 B.B3E-03 2.84E-04 
5.0 1.0 6.5BE-03 6.7BE-03 1,99E~04 6.5BE-03 6.46E-03 1.24E-04 
5.0 3.0 1.17E-02 1.24E-02 7.39E-04 1.17E-02 1.1BE-02 1.486-04 
5.0 5.0 1.22E-02 1.30E-02 8.436-04 1.22E-02 1.24E-02 2.23E-04 
AVG Error 2.ele~4 AVG Error 2.76£-04 
SO Error 2.33E~4 SO Error 1.83&.04 
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UnOptimized and Optimized data using Average Error Current method for 76.8xl.6um 
NMOS FET 
W=76.8um 
&L= Using the optimized values of Using the default values of Vt = 
1.6um Vt = 0.48 V and M = 1.05 0.48 V and M = 1 
Ids Error Ids Error 
Simulated Factor Simulated Factor 
Ids wI Meas. Ids wI Meas. Vs 
Measured Vt=0.48V VsSim. Measured Vt=0.48V Sim. 
Vgs Vds with dual and (SMU- with dual and (SMU-
(V) (V) SMUs M = 1.05 Sim) SMUs M = 1.0 Sim) 
Oie#3 Oie#3 
(A) (A) (A) (A) 
0 1.0 7.71 E-11 8.77E-11 .. 1.Q6E-l1 7.71 E-11 8.36E-11 6.47E·42 
0 3.0 9.27E-11 1.24E-10 3.HE~11 9.27E-11 1.18E-10 2.53E~11 
0 5.0 1.12E-10 1.60E-10 4:78E~11 1.12E-10 1.52E-10 4.046.,;11. 
"' H 
... 
• •••• • • 
1.0 1.0 5.69E-04 6.22E-04 5.~E-Q5 5.69E-04 5.93E-04 2.426·()$ 
1.0 3.0 6.66E-04 7.03E-04 3;sijE-oS 6.66E-04 6.69E-04 3.136.,00 
1.0 5.0 7.43E-04 7.66E-04 2,S~E-05 7.43E-04 7.30E-04 1.336;;05 
. 
.. 
2.0 1.0 3.07E-03 3.11 E-03 a.tiDE-05 3.07E-03 2.96E-03 1:13E;;o4-
2.0 3.0 3.56E-03 3.62E-03 6.Q6Ji:·05 3.56E-03 3.44E-03 1.121:;;04 
2.0 5.0 3.77E-03 3.78E-03 1.07E.,05 3.77E-03 3.60E-03 1.691:-04 
3.0 1.0 5.44E-03 5.50E-03 B.77E-05 5.44E-03 5.24E-03 1.94E~ 
3.0 3.0 7.22E-03 7.59E-03 3.66E"04 7.22E-03 7.22E-03 4.60E.:oo 
3.0 5.0 7.52E-03 7.86E-03 3.40E-04 7.S2E-03 7.49E-03 3.44E-Q5 
4.0 1.0 7.28E-03 7.48E-03 2.066-04- 7.2BE-03 7.12E-03 1.51E~04 
4.0 3.0 1.12E-02 1.20E-02 8.73E~()4 1.12E-02 1.15E-02 3.00E.,Q4 
4.0 5.0 1.15E-02 1.25E-02 9~34E~()4 1.15E-02 1.19E-02 3,40ES.,Q4 
.. 
5.0 1.0 8.76E-03 9.10E-03 3,38E-Q4 8.76E-03 8.66E-03 9.53E-QO 
5.0 3.0 1.51 E-02 1.67E-02 1,606;;03 1.51 E-02 1.59E-02 6.07E-04 
5.0 5.0 1.56E-02 1.75E-02 1.88E;;o3 1.56E-02 1.67E-02 1.QSE~03 
. 
AVG Error 3.'ltE-G4 AVG Error 1_ 
SO Error 5.72E-04 SO Error 2. 
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UnOptimized and Optimized data using Percentage Error method for 2.4x1.6 um PMOS 
FET. 
W=2.4um& Using the optimized values of Using the default values of Vt 
L=1.6um Vt = -0.84 V and M = 0.9 = -0.84 V and M = 1 
Error Ids Error Ids Ids Factor Ids Simulate Factor 
Vgs Vds Measure Simulate Meas. Measure d w/Vt=- Meas. dwith d wI Vt=- Vs dwith Vs (V) (V) dual 0.84Vand Sim. dual 0.84V Sim. 
SMUs M =0.9 (SMut SMUs and M = (SMut 
Sim) 1 Sim) 
Oie#3 Die #3 
(A) (A) (A) (A) 
0.0 -1.0 -1.800E-11 -1.525E-12 11.803 -1.80E-11 -1.63E-12 11.077 
0.0 -3.0 -4.752E-11 -4.525E-12 10.502 -4.75E-11 -4.63E-12 10.275 
0.0 -5.0 -7.794E-11 -7.143E-12 10.911 -7.79E-11 -7.14E-12 10.911 
-1.0 -1.0 -2.081 E-09 -4.498E-08 0.046· ... -2.08E-09 -5.68E-08 0.031 
-1.0 -3.0 -3.160E-09 -5.055E-07 0.006 -3.16E-09 -5.86E-07 0.005 
-1.0 -5.0 -4.273E-09 -1.421 E-06 0.003 -4.27E-09 -1.58E-06 O.coa 
-2.0 -1.0 -4.568E-06 -3.945E-06 1.16 .... -4.57E-06 -4.45E-06 1.03 
-2.0 -3.0 -5.626E-06 -6.252E-06 0.90 -5.63E-06 -7.02E-06 0.80 
-2.0 -5.0 -6.322E-06 -8.751 E-06 0.72 -6.32E-06 -9.72E-06 0.65 
-3.0 -1.0 -1.547E-05 -1.247E-05 1.24 -1.55E-05 -1.39E-05 1.11 
-3.0 -3.0 -2.124E-05 -1.689E-05 1.26 -2.12E-05 -1.88E-05 1.13 
-3.0 -5.0 -2.346E-05 -2.031 E-05 1;16 .. -2.35E-05 -2.26E-05 1.04 
-4.0 -1.0 -2.579E-05 -2.094E-05 1:23 -2.58E-05 -2.33E-05 1.11 
-4.0 -3.0 -4.230E-05 -3.157E-05 1.34 -4.23E-05 -3.51 E-05 1.21 
-4.0 -5.0 -4.685E-05 -3.513E-05 1.33 -4.69E-05 -3.90E-05 1.20 
-5.0 -1.0 -3.489E-05 -2.852E-05 1.22 -3.49E-05 -3.17E-05 1.10 
-5.0 -3.0 -6.612E-05 -4.982E-05 1.33 -6.61 E-05 -5.54E-05 1.19 
-5.0 -5.0 -7.424E-05 -5.264E-05 1.41 -7.42E-05 -5.85E-05 1:27 
AVG Error 4.$% AVG Error 14.1% 
SO Error 0.52 SO Error 0.46 
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UnOptimized and Optimized data using Percentage Error method for 38.4xl.6 um PMOS 
FET 
W=38.4um 
& Using the optimized values of Using the default values of Vt 
L = 1.6 urn Vt = -0.84 V and M = 0.9 = -0.84 V and M = 1 
Error Error 
Ids Ids Factor Ids Ids Factor Simulated Meas. Simulated Meas. Vgs Vds Measured 
wI Vt=- Vs Measured w/Vt=- Vs (V) (V) with dual 0.84Vand Sim. with dual 0.84Vand Sim. SMUs M =0.9 (SMut SMUs M = 1 (SMut 
Sim) Sim) 
Die #3 Die #3 
(A) (A) (A) (A) 
0.0 -1.0 -2.352E-11 -1.525E-12 15.423 -2.35E-11 -1.63E-12 14.474 
0.0 -3.0 -5.100E-11 -4.536E-12 11.244 -5.10E-11 -4.64E-12 10.997 
0.0 -5.0 -3.044E-11 -9.623E-12 3.163 -3.04E-11 -9.90E-12 3.075 
-1.0 -1.0 -4.813E-07 -1.227E-05 .. 0.039 -4.81 E-07 -1.48E-05 0.032 
-1.0 -3.0 -9.243E-07 -5.614E-05 O.QHl -9.24E-07 -6.45E-05 0.014 
-1.0 -5.0 -1.499E-06 -1.216E-04 O.()12 -1.50E-06 -1.35E-04 0.0.1.1 
... 
-2.0 -1.0 -2.193E-04 -2.667E-04 (Ul2 -2.19E-04 -3.00E-04 .·0.13 
-2.0 -3.0 -2.792E-04 -4.235E-04 0.66 -2.79E-04 -4.75E-04 0.59 
-2.0 -5.0 -3.192E-04 -5.883E-04 0.54 -3.19E-04 -6.54E-04 0.49 
-3.0 -1.0 -5.838E-04 -5.982E-04 0;96 -5.84E-04 -6.68E-04 0.61 
-3.0 -3.0 -8.573E-04 -1.033E-03 0,63 -8.57E-04 -1.15E-03 0.14 
-3.0 -5.0 -9.607E-04 -1.286E-03 0.1S·. -9.61 E-04 -1.43E-03 0.67 
-4.0 -1.0 -8.772E-04 -8.767E-04 1;00 -8.77E-04 -9.76E-04 0.90 
-4.0 -3.0 -1.553E-03 -1.786E-03 0.81 -1.55E-03 -1.99E-03 0.16 
-4.0 -5.0 -1.742E-03 -2.127E-03 0.82 -1.74E-03 -2.36E-03 0.74 
.. 
.. 
-5.0 -1.0 -1.122E-03 -1.099E-03 1.02 -1.12E-03 -1.22E-03 0.92 
-5.0 -3.0 -2.283E-03 -2.543E-03 0.90 -2.28E-03 -2.83E-03 0.61 
-5.0 -5.0 -2.620E-03 -3.097E-03 0.85 -2.62E-03 -3.44E-03 O.rtf 
• 
. ... 
AVG Error ... 32.6"~ AVG Error $9.59~ 
SO Error 0.36·· SO Error 0.32 
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UnOptimized and Optimized data using Percentage Error method for 57.6x1.6 um PMOS 
FET 
w = 57.6um L Using the optimized values of Using the default values of Vt 
= 1.6 um Vt = -0.84 V and M = 0.9 = -0.84 V and M = 1 
Error Error 
Ids Ids Factor Ids Ids Factor Simulated Meas. Simulated Meas. Vgs Vds Measured 
wI Vt=- Vs Measured wI Vt=- Vs (V) (V) with dual 0.84Vand Sim. with dual 0.84Vand Sim. SMUs M =0.9 (SMut SMUs M = 1 (SMut 
Sim) Sim) 
Oie#3 Oie#3 
(A) (A) (A) (A) 
0.0 -1.0 9.820E-12 -1.S2SE-12 6.439 9.82E-12 -1.63E-12 6.043 
0.0 -3.0 -1.684E-11 -4.S43E-12 3.707 -1.68E-11 -4.6SE-12 3.624 
0.0 -S.O -1.616E-11 -1.132E-11 1.428 -1.62E-11 -1.18E-11 1.371 
-1.0 -1.0 -6.732E-07 -1.942E-OS 0.035 -6.73E-07 -2.3SE-OS 0.029 
-1.0 -3.0 -1.24SE-06 -8.822E-OS 0.014 -1.2SE-06 -1.01 E-04 0.012 
-1.0 -S.O -2.004E-06 -1.910E-04 O.OtO -2.00E-06 -2.12E-04 0.009 
-2.0 -1.0 -3.298E-04 -4.132E-04 0.80 -3.30E-04 -4.6SE-04 0,71 
-2.0 -3.0 -4.179E-04 -6.624E-04 0.63 -4.18E-04 -7.44E-04 0.56 
-2.0 -S.O -4.769E-04 -9.237E-04 0.52 -4.77E-04 -1.03E-03 0.46 
-3.0 -1.0 -8.9S1 E-04 -9.162E-04 0.98 -8.9SE-04 -1.02E-03 0.88 
-3.0 -3.0 -1.303E-03 -1.613E-03 0.81 -1.30E-03 -1.80E-03 0.72 
-3.0 -S.O -1.4S4E-03 -2.019E-03 0.72 -1.4SE-03 -2.24E-03 0.65 
-4.0 -1.0 -1.3S8E-03 -1.338E-03 1.01 -1.36E-03 -1.49E-03 0.91 
-4.0 -3.0 -2.38SE-03 -2.782E-03 0.86 -2.38E-03 -3.10E-03 0,77 
-4.0 -S.O -2.660E-03 -3.342E-03 0.80 -2.66E-03 -3.71 E-03 0.72 
-S.O -1.0 -1.741 E-03 -1.674E-03 1.04 -1.74E-03 -1.86E-03 0.94 
-S.O -3.0 -3.S11 E-03 -3.929E-03 0.89 -3.S1 E-03 -4.37E-03 0.80 
-S.O -S.O -3.992E-03 -4.864E-03 0.82 -3.99E-03 -S.40E-03 0.74 
AVG Error 33.79% AVG Error 40.60% 
SO Error 0.36 SO Error 0.32 
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UnOptimized and Optimized data using Percentage Error method for 76.8x1.6 urn PMOS 
FET 
W = 76.8um& Using the optimized values of Using the default values of Vt 
L=1.6um Vt = -0.84 V and M = 0.9 = -0.84 V and M = 1 
Error Error 
Ids Ids Factor Ids Ids Factor 
Vgs Vds Measured Simulated Meas. Measured Simulate Meas. 
w/Vt=- Vs d w/Vt=- Vs (V) (V) with dual 0.84Vand Sim. with dual 0.84Vand Sim. SMUs M =0.9 (SMut SMUs M = 1 (SMut 
Sim) Sim) 
Oie#3 Oie#3 
(A) (A) (A) tA) 
0.0 -1.0 -2.866E-11 -1.525E-12 18.792 -2.87E-11 -1.63E-12 17.636 
0.0 -3.0 -1.383E-10 -4.550E-12 30.402 -1.38E-10 -4.66E-12 29.718 
0.0 -5.0 -3.167E-10 -1.305E-11 24.271 -3.17E-10 -1.37E-11 23.110 
-1.0 -1.0 -6.930E-07 -2.661 E-05 0.026 -6.93E-07 -3.22E-05 0.022 
-1.0 -3.0 -1.333E-06 -1.205E-04 0,011 -1.33E-06 -1.38E-04 0.010 
-1.0 -5.0 -2.186E-06 -2.607E-04 0.008 -2.19E-06 -2.90E-04 0.008 
-2.0 -1.0 -4.252E-04 -5.608E-04 0.76 -4.25E-04 -6.32E-04 0.67 
-2.0 -3.0 -5.403E-04 -9.053E-04 0.60 -5.40E-04 -1.02E-03 0.53 
-2.0 -5.0 -6.181 E-04 -1.264E-03 0.49 -6.18E-04 -1.40E-03 0.44 
-3.0 -1.0 -1.147E-03 -1.235E-03 0.93 -1.15E-03 -1.38E-03 0.83 
-3.0 -3.0 -1.687E-03 -2.195E-03 0.77 -1.69E-03 -2.45E-03 0.69 
-3.0 -5.0 -1.885E-03 -2.757E-03 0.68 -1.89E-03 -3.06E-03 0.62 
-4.0 -1.0 -1.691 E-03 -1.800E-03 0,94 -1.69E-03 -2.00E-03 0.84 
-4.0 -3.0 -3.080E-03 -3.783E-03 0.81 -3.08E-03 -4.21 E-03 0.73 
-4.0 -5.0 -3.444E-03 -4.564E-03 0.75 -3.44E-03 -5.07E-03 0.68 
-5.0 -1.0 -2.107E-03 -2.249E-03 0.94 -2.11 E-03 -2.50E-03 0.84 
-5.0 -3.0 -4.516E-03 -5.317E-03 .0.85 -4.52E-03 -5.91 E-03 0.76 
-5.0 -5.0 -5.152E-03 -6.643E-03 0.78 -5.15E-03 -7.38E-03 0.10 
AVG Error 37l72% AVG Error 44.12% 
SO Error 0.34 SO Error 0;30 
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UnOptimized and Optimized data using Average Error Current method for 2.4x1.6 um 
PMOS FET. 
W=2.4um Using the optimized values of Vt = - Using the default values of Vt 
& L = 1.6 um 0.84 V and M = 0.9 = -0.84 V and M = 1 
Error Error 
Ids Ids Factor Ids Ids Factor 
Vgs Vds Measured Simulated Meas. Measured Simulated Meas. 
(V) (V) with dual wI Vt=-0.84'J VsSim. with dual w/Vt=- Vs 0.84Vand Sim. SMUs and M = 0.9 (SMU- SMUs M = 1 (SMU-Sim) Sim) 
Oie#3 Oie#3 
(A) (A) (A) (A) 
0.0 -1.0 -1.800E-11 -1.S2SE-12 1.6SE-11 -1.80E-11 -1.63E-12 1.64E-11 
0.0 -3.0 -4.7S2E-11 -4.S2SE-12 4.30E-11 -4.7SE-11 -4.63E-12 4.29E-11 
0.0 -S.O -7.794E-11 -7.143E-12 7.08E-11 -7.79E-11 -7.14E-12 7.08E-11 
-1.0 -1.0 -2.081 E-09 -4.498E-08 4.29E-OB -2.08E-09 -S.68E-08 S.47f.:~OB 
-1.0 -3.0 -3.160E-09 -S.OSSE-07 S.02E-01 -3.16E-09 -S.86E-07 S.B3E-07 
-1.0 -S.O -4.273E-09 -1.421 E-06 1,4·2E~06 -4.27E-09 -1.S8E-06 1.S7E-06 
-2.0 -1.0 -4.S68E-06 -3.94SE-06 6.22E~07 -4.S7E-06 -4.4SE-06 1.21E.,07 
-2.0 -3.0 -S.626E-06 -6.2S2E-06 6.26E"07 -S.63E-06 -7.02E-06 1.39E.,06 
-2.0 -S.O -6.322E-06 -8.7S1 E-06 2.43E-06 -6.32E-06 -9.72E-06 13.40E-06 
-3.0 -1.0 -1.S47E-OS -1.247E-OS 3.ooE-06 -1.SSE-OS -1.39E-OS 1.SSE-06 
-3.0 -3.0 -2.124E-OS -1.689E-OS 4.36E~06 -2.12E-OS -1.88E-OS 2.43E-06 
-3.0 -S.O -2.346E-OS -2.031 E-OS 3.16E-06 -2.3SE-OS -2.26E-OS 9.02f.:-07 
-4.0 -1.0 -2.S79E-OS -2.094E-OS 4.B6E-06 -2.S8E-OS -2.33E-OS 2.49E-06 
-4.0 -3.0 -4.230E-OS -3.1S7E-OS 1.01E-05 -4.23E-OS -3.S1 E-OS 7.21E-06 
-4.0 -S.O -4.68SE-OS -3.S13E-OS 1.17E-05 -4.69E-OS -3.90E-OS 7.B2f.:-06 
-S.O -1.0 -3.489E-OS -2.8S2E-OS 6.37E-06 -3.49E-OS -3.17E-OS 3.20E"06 
-S.O -3.0 -6.612E-OS -4.982E-OS 1.63E-OS -6.61 E-05 -S.S4E-OS 1.0BE-05 
-S.O -S.O -7.424E-OS -S.264E-OS 2.16E-05 -7.42E-OS -S.85E-05 1.58E-05 
AVG Error 6~8SE-06 AVG Error 3.95E .. 06 
SO Error 6.45E-06 SO Error 4.61E-06 
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UnOptimized and Optimized data using Average Error Current method for 38.4x1.6 um 
PMOS FET. 
W = 38.4um Using the optimized values of Using the default values of Vt 
&L=1.6um Vt = -0.84 V and M = 0.9 = -0.84 V and M = 1 
Ids Error Ids Error Ids Factor Ids Factor 
Vgs Vds Measured Simulated Meas. Vs Measured Simulated Meas. Vs 
w/Vt=- wI Vt=-(V) (V) with dual 0.84Vand Sim. with dual 0.84Vand Sim. SMUs M =0.9 (SMU- SMUs M = 1 (SMU-Sim) Sim) 
Oie#3 Oie#3 
(A) (A) (A) (A) 
0.0 -1.0 -2.3S2E-11 -1.S2SE-12 2.20E-11 -2.3SE-11 -1.63E-12 2.19E-11 
0.0 -3.0 -S.100E-11 -4.S36E-12 4.6SE-11 -S.10E-11 -4.64E-12 4.64E-11 
0.0 -S.O -3.044E-11 -9.623E-12 2.0SE-11 -3.04E-11 -9.90E-12 2.0SE-11 
-1.0 -1.0 -4.S13E-07 -1.227E-OS 1.18E-05 -4.S1 E-07 -1.4SE-OS 1.44E-05 
-1.0 -3.0 -9.243E-07 -S.614E-OS 5.52E~05 -9.24E-07 -6.4SE-OS 6.36E·05 
-1.0 -S.O -1.499E-06 -1.216E-04 1.20E~04 -1.S0E-06 -1.3SE-04 1.34E-04 
-2.0 -1.0 -2.193E-04 -2.667E-04 4.74E-05 -2.19E-04 -3.00E-04 8.11 E-05 
-2.0 -3.0 -2.792E-04 -4.23SE-04 1.44E-04 -2.79E-04 -4.7SE-04 1.96E-04 
-2.0 -S.O -3.192E-04 -S.SS3E-04 2.69E-04 -3.19E-04 -6.S4E-04 3.34E-04 
<, 
-3.0 -1.0 -S.S3SE-04 -S.9S2E-04 1.45E-05 -S.S4E-04 -6.6SE-04 8.SSE-05 
-3.0 -3.0 -S.S73E-04 -1.033E-03 1.75E-04 -S.S7E-04 -1.1SE-03 [2.951:-04 
-3.0 -S.O -9.607E-04 -1.2S6E-03 3.25E·04 -9.61 E-04 -1.43E-03 4.68E-04 
-4.0 -1.0 -S.772E-04 -S.767E-04 4.90E~07 -S.77E-04 -9.76E-04 9.84E-05 
-4.0 -3.0 -1.SS3E-03 -1.7S6E-03 2.33E~04 -1.SSE-03 -1.99E-03 4.34S-04 
-4.0 -S.O -1.742E-03 -2.127E-03 3.86E~04 -1.74E-03 -2.36E-03 6.22E-04 
-S.O -1.0 -1.122E-03 -1.099E-03 2.S7E,05 -1.12E-03 -1.22E-03 9.83E-05 
-S.O -3.0 -2.2S3E-03 -2.S43E-03 2,61E~ -2.2SE-03 -2.S3E-03 5.43E-04 
-S.O -S.O -2.620E-03 -3.097E-03 4.71E-04 -2.62E-03 -3.44E-03 6.21E-04 
AVG Error 1.10&..04 AVG Error ~.86e .. 04 
SO Error 1.51E.;.04 SO Error 2.446"04 
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UnOptimized and Optimized data using Average Error Current method for 57.6x1.6 um 
PMOS FET. 
W = 57.6um Using the optimized values of Using the default values of Vt 
& L = 1.6 um Vt = -0.84 V and M = 0.9 = -0.84 V and M = 1 
Error Ids Error Ids Ids Factor Ids Factor 
Vgs Vds Measured imulated '" Meas. Vs Measured Simulated Meas. V! 
wI Vt=-(V) (V) with dual Vt=-0.84V Sim. with dual 0.84Vand Sim. SMUs and M = 0.9 (SMU- SMUs M = 1 (SMU-Sim) Sim) 
Oie#3 Oie#3 
(A) (A) CA) CA) 
0.0 -1.0 9.820E-12 -1.S2SE-12 1.13E-11 9.82E-12 -1.63E-12 1.14E-11 
0.0 -3.0 -1.684E-11 -4.S43E-12 1.23E-11 -1.68E-11 -4.6SE-12 1.22E-11 
0.0 -S.O -1.616E-11 -1.132E-11 4.84E-12 -1.62E-11 -1.18E-11 4.38E-12 
-1.0 -1.0 -6.732E-07 -1.942E-OS 1.87E;;OS -6.73E-07 -2.3SE-OS 2.28E.o()S 
-1.0 -3.0 -1.24SE-06 -8.822E-OS $:10E~05 -1.2SE-06 -1.01 E-04 1.()()E~04 
-1.0 -S.O -2.004E-06 -1.910E-04 1;89E.;Q4 -2.00E-06 -2.12E-04 2.10E.04 
.. 
. ' .. 
-2.0 -1.0 -3.298E-04 -4.132E-04 S.3$1:.;Q5 -3.30E-04 -4.6SE-04 1.36E-()4 
-2.0 -3.0 -4.179E-04 -6.624E-04 2.44E.o()4 -4.18E-04 -7.44E-04 326E.o()4 
-2.0 -S.O -4.769E-04 -9.237E-04 4..47E-04 -4.77E-04 -1.03E-03 5.4~E"()4 
, 
-3.0 -1.0 -8.9S1 E-04 -9.162E-04 .2.116-:05 -8.9SE-04 -1.02E-03 1.27E.;.04 
-3.0 -3.0 -1.303E-03 -1.613E-03 3.10E-04 -1.30E-03 -1.80E-03 4.97E';04 
-3.0 -S.O -1.4S4E-03 -2.019E-03 S.6SE-:04 -1.4SE-03 -2.24E-03 7;90E~04 
, 
-4.0 -1.0 -1.3S8E-03 -1.338E-03 1.91E-Os -1.36E-03 -1.49E-03 1.31E-04 
-4.0 -3.0 -2.38SE-03 -2.782E-03 S.98E~4 -2.38E-03 -3.10E-03 1;'~EE-04 
-4.0 -S.O -2.660E-03 -3.342E-03 6.82E~4 -2.66E-03 -3.71 E-03 1.0sE-6s 
... ' .. 
-S.O -1.0 -1.741 E-03 -1.674E-03 6.14E.;Q5 -1.74E-03 -1.86E-03 1.19E-04 
-S.O -3.0 -3.S11 E-03 -3.929E-03 4;186"04 -3.S1 E-03 -4.37E-03 8.54E~04 
-S.O -S.O -3.992E-03 -4.864E-03 B.736-04 -3.99E-03 -S.40E-03 1.41E.;Q3 
AVG Error ~.e$E;0()4 AVG Error 14~$Q~"04 
SO Error 2.6SE..04 SO Error 4.'116004 
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UnOptimized and Optimized data using Average Error Current method for 76.8x1.6 urn 
PMOS FET. 
W = 76.8um Using the optimized values of Using the default values of Vt 
&L=1.6um Vt = -0.84 V and M = 0.9 = -0.84 V and M = 1 
Error Error 
Ids Ids Factor Ids Ids Factor 
Vgs Vds Measured Simulated Meas. Measured Simulated Meas. 
w/Vt=- Vs wI Vt=- Vs (V) (V) with dual 0.84Vand Sim. with dual 0.84Vand Sim. SMUs M =0.9 (SMU- SMUs M = 1 (SMU-
Sim) Sim) 
Oie#3 Oie#3 
(A) (A) (A) (A) 
0.0 -1.0 -2.866E-11 -1.S2SE-12 2.71 E-11 -2.87E-11 -1.63E-12 2.70E-11 
0.0 -3.0 -1.383E-10 4.SS0E-12 1.34E-10 -1.38E-10 -4.66E-12 1.34E-10 
0.0 -S.O -3.167E-10 1.30SE-11 3.04E-10 -3.17E-10 -1.37E-11 3.03E-10 
-1.0 -1.0 -6.930E-07 2.661 E-OS 2.59E~05 -6.93E-07 -3.22E-OS 3.15E~05 
-1.0 -3.0 -1.333E-06 1.20SE-04 1.nUS-D4 -1.33E-06 -1.38E-04 1.3'lE~4 




-2.0 -1.0 -4.2S2E-04 5.608E-04R -4.2SE-04 -6.32E-04 ,2,OGE-04 
-2.0 -3.0 -S.403E-04 9.0S3E-04 -S.40E-04 -1.02E-03~ 
-2.0 -S.O -6.181 E-04 1.264E-03 6 -6.18E-04 -1.40E-03 
.: ." 
-3.0 -1.0 -1.147E-03 
1.23SE-0318.71 ..... -1.1SE-03 -1.38E-03 2.30E~04 
-3.0 -3.0 -1.687E-03 2.19SE-03 -1.69E-03 -2.4SE-03 7.63E;.04 
-3.0 -S.O -1.88SE-03 2.7S7E-03 8.12E,.()4 -1.89E-03 -3.06E-03 1.18E':03 
-4.0 -1.0 -1.691 E-03 1.800E-03 1.bSe-D4 -1.69E-03 -2.00E-03 3.HE~04 
-4.0 -3.0 -3.080E-03 3.783E-03 7.03E,.04 -3.08E-03 -4.21 E-03 1.13E·03 
-4.0 -S.O -3.444E-03 4.S64E-03 1.128:'03 -3.44E-03 -S.07E-03 1.63E·OO 
',. 
: .. ' 
-S.O -1.0 -2.107E-03 2.249E-03 1.42E'"04 -2.11 E-03 -2.S0E-03 3.92E.04 
-S.O -3.0 -4.S16E-03 S.317E-03 Et01E:..04 -4.S2E-03 -S.91 E-03 1.39E.:o3 
-s.o -S.O -S.1S2E-03 6.643E-03 1i49E;oOO -S.1SE-03 -7.38E-03 ,2.23E-03 
. 
AVG Error 4:921:-04 AVG Error I'V45i~04 
SO Error 4.38~·04 SO Error 16.4lE~04 
146 
Repeatability Oata for 38.4x1.6 urn NMOS FET 
Worst % Worst 
W = 38.4um & L = 1.6 urn case case 
Variation Variation 1 
6/17/2004 6/1712004 6/18/2004 6/18/2004 (A) Avg I 
Oay 1 Oay 1 Oav2 Oav2 
Vgs Vds 
(V) (V) Test 1 Test 2 Test 1 Test 2 
Oie#3 Oie#3 Oie#3 Oie#3 
(A) (A) (A) CA) 
0 1.0 S.660E-11 4.43SE-11 1.356E-11 3.436E-11 7.304E-11 163.309% 
0 3.0 2.960E-11 3.296E-11 3.494E-11 5.25SE-11 2.29SE-11 61.247% 
0 5.0 9.990E-11 3.604E-11 6.702E-11 9.120E-11 6.3S6E-11 S6.S37% 
1.0 1.0 2.715E-04 2.715E-04 2.715E-04 2.715E-04 4E-OS ··OJ)t5%. 
1.0 3.0 3.17SE-04 3.176E-04 3.176E-04 3.1S0E-04 4.4E-07 .0.188% 
1.0 5.0 3.54SE-04 3.547E-04 3.547E-04 3.54SE-04 1.6E-07 0.045%. 
2.0 1.0 1.526E-03 1.527E-03 1.527E-03 1.52SE-03 1.SE-06 0.118% 
2.0 3.0 1.763E-03 1.764E-03 1.765E-03 1.765E-03 2E-06 1···0.113% 
2.0 5.0 1.S72E-03 1.S73E-03 1.S74E-03 1.S75E-03 2.4E-06 0.128%· 
.... 
3.0 1.0 2.742E-03 2.742E-03 2.744E-03 2.746E-03 4.60E-06 ··o.iS&% ... 
3.0 3.0 3.60SE-03 3.60SE-03 3.612E-03 3.614E-03 6.6E-06 .0.1.83% 
................ 
3.0 5.0 3.766E-03 3.766E-03 3.771 E-03 3.773E-03 7E-06 0.186%. 
....... 
.. 
4.0 1.0 3.706E-03 3.705E-03 3.70SE-03 3.711 E-03 6E-06 Q.162<YC) 
4.0 3.0 5.595E-03 5.597E-03 5.59SE-03 5.602E-03 7E-06 0.125% 
4.0 5.0 5.S03E-03 5.S02E-03 5.S04E-03 5.S07E-03 4.SE-06 Q.(18S% 
. 
5.0 1.0 4.497E-03 4.497E-03 4.502E-03 4.505E-03 7.SE-06 . 0.173% 
5.0 3.0 7.603E-03 7.602E-03 7.609E-03 7.612E-03 1.06E-05 0.139% 
5.0 5.0 7.S92E-03 7.S92E-03 7.S9SE-03 7.903E-03 1.0SE-05 0.131% 
Avg error 0.128% 
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Repeatability Data for 76.8x1.6 urn NMOS FET 
Worst % Worst 
W = 76.8urn & L = 1.6 urn case case 
Variation Variation 
6/17/2004 6/17/2004 6/18/2004 6/18/2004 (A) / Avg I 
Day 1 Day 1 Day 2 Day 2 
Vgs 
(V) Vds (V' Test 1 Test 2 Test 1 Test 2 
Die #3 Die #3 Die #3 Die #3 
(A) (A) (A) CA) 
0 1.0 2.326E-04 2.329E-04 2.276E-04 2.340E-04 6.36E-06 2.744% 
0 3.0 2.852E-04 2.858E-04 2.800E-04 2.870E-04 6.96E-06 2.446% 
0 5.0 3.296E-04 3.304E-04 3.239E-04 3.314E-04 7.56E-06 2.299% 
1.0 1.0 ~.222E-03 2.223E-03 2.222E-03 2.230E-03 8.8E-06 0.396% 
1.0 3.0 2.636E-03 2.637E-03 2.635E-03 2.646E-03 1.04E-05 0.394% 
1.0 5.0 2.835E-03 2.836E-03 2.834E-03 2.846E-03 1.2E-05 Q.~2a% 
2.0 1.0 4.530E-03 4.530E-03 4.538E-03 4.546E-03 1.66E-05 0;3000/0 
2.0 3.0 6.061 E-03 6.061 E-03 6.068E-03 6.080E-03 1.84E-05 O.30S% 
2.0 5.0 6.379E-03 6.379E-03 6.386E-03 6.399E-03 2.04E-05 0.319% 
3.0 1.0 6.399E-03 6.399E-03 6.416E-03 6.426E-03 2.76E-05 O.A31% 
3.0 3.0 9.840E-03 9.840E-03 9.860E-03 9.876E-03 3.54E-05 0.359% 
3.0 5.0 1.028E-02 1.027E-02 1.029E-02 1.030E-02 3E-05 0.292% 
4.0 1.0 7.928E-03 7.927E-03 7.950E-03 7.959E-03 3.16E-05 O.3~80/0 
4.0 3.0 1.368E-02 1.368E-02 1.370E-02 1.372E-02 3.6E-05 0.263'-0 
4.0 5.0 1.429E-02 1.428E-02 1.430E-02 1.433E-02 4.2E-05 0.294%. 
5.0 1.0 9.206E-03 9.204E-03 9.232E-03 9.243E-03 3.9E-05 0.423% 
5.0 3.0 1.732E-02 1.732E-02 1.735E-02 1.737E-02 5.20E-05 0.300% 
5.0 5.0 1.831 E-02 1.830E-02 1.834E-02 1.836E-02 5.8E-05 0.316% 
~VQ errol ·0.3520/0 
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Repeatability Data for 38.4x1.6urn PMOS FET 
Worst % Worst 
W = 38.4urn & L = 1.6 urn case case 
Variation Variation 1 
6/17/2004 6/17/2004 6/18/2004 6/18/2004 (A) Avg I 
Day 1 Day 1 Day 2 Day2 
Vgs(V Vds(V Test 1 Test 2 Test 1 Test 2 
Die #3 Die #3 Die #3 Die #3 
(A (A' CA' CA 
0.0 -1.0 -1.542E-11 -3.B40E-11 -5.03E-11 -3.134E-11 3.4BBE-11 -B7.021% 
0.0 -3.0 -1.76BE-11 -3.4B4E-11 1.940E-12 -B.040E-12 3.29E-11 -1B7.253% 
0.0 -5.0 -3.204E-11 -1.906E-11 -3.94BE-11 -5.B62E-11 3.956E-11 -106.059% 
-1.0 -1.0 -4.972E-07 -4.996E-07 -4.925E-07 -4.924E-07 7.2BE-09 '':1,~a9~ 
-1.0 -3.0 -9.509E-07 -9.520E-07 -9.456E-07 -9.442E-07 7.B6E-09 ... ····· .. OlS29% 
-1.0 -5.0 -1.536E-06 -1.542E-06 -1.52BE-06 -1.529E-0€ 1.34E-OB 
··•· .. n,e14~ 
,..: .. , . 
-2.0 -1.0 -2.170E-04 -2.169E-04 -2.172E-04 -2.171 E-04 3.4E-07 ... )~(J~157f?A: 
-2.0 -3.0 -2.770E-04 -2.76BE-04 -2.774E-04 -2.775E-04 6.BE-07 
.. ~ -2.0 -5.0 -3.171 E-04 -3.169E-04 -3.177E-04 -3.177E-04 BE-07 
-3.0 -1.0 -5.740E-04 -5.722E-04 -5.734E-04 -5.736E-04 1.7BE-06 .ri -illtnCil 
-3.0 -3.0 -B.44BE-04 -B.429E-04 -B.463E-04 -B.457E-04 3.3BE-06 ··'··i •• +Q,~~ 





-4.0 -1.0 -B.631 E-04 -B.632E-04 -B.655E-04 -B.634E-04 2.4E-06 ··G.2t~ 
-4.0 -3.0 -1.517E-03 -1.514E-03 -1.512E-03 -1.510E-02 6.6E-06 .·iij,4~ 
-4.0 -5.0 -1.703E-03 -1.700E-03 -1.694E-03 -1.695E-03 B.6E-06 ,;,Q.506~ 
••••• 
-5.0 -1.0 -1.111 E-03 -1.109E-03 -1.114E-03 -1.113E-03 4.BE-06 ..... .. 0,-432,* 
-5.0 -3.0 -2.209E-03 -2.200E-03 -2.210E-03 -2.203E-03 9.BE-06 .. 0.444,* 
-5.0 -5.0 -2.513E-03 -2.509E-03 -2.513E-03 -2.511 E-03 4.BE-06 ~O,191~ 
...... 
Avg error :.0.4'18% 
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Repeatability Data for 76.8x1.6um PMOS FET 
Worst % Worst 
W=76.8um &L=1.62um case case 
Variation Variation 1 
6/17/2004 6/17/2004 6/18/2004 6/18/2004 (A) Avg I 
Day 1 Day 1 Day 2 Day 2 
Vgs (VI Vds(V Test 1 Test 2 Test 1 Test 2 
Die #3 Die #3 Die #3 Die #3 
(A (A (A (A 
0.0 -1.0 -S.846E-11 -4.190E-11 -1.080E-11 -8.018E-11 6.938E-11 -14S.040% 
0.0 -3.0 -1.S9SE-10 -1.813E-10 -1.228E-10 -1.640E-10 S.848E-11 -37.273% 
0.0 -S.O -3.101 E-10 -3.714E-10 -3.090E-10 -3.300E-10 6.238E-11 -18.89S% 
-1.0 -1.0 -7.027E-07 -7.0S2E-07 -7.077E-07 -7.3S7E-07 3.302E-08 -4.~A, 
-1.0 -3.0 -1.360E-06 -1.366E-06 -1.372E-06 -1.367E-06 1.22E-08 
-0.893% 
-1.0 -S.O -2.229E-06 -2.23SE-06 -2.24SE-06 -2.234E-06 1.6E-08 -Q.716% 
" , 
-2.0 -1.0 -4.207E-04 -4.209E-04 -4.226E-04 -4.22SE-04 1.88E-06 -0.446% 
-2.0 -3.0 -S.371 E-04 -S.368E-04 -S.389E-04 -S.390E-04 2.2E-06 ~O.409% 
-2.0 -S.O -6.1S4E-04 -6.1S4E-04 -6.171 E-04 -6.174E-04 2.02E-06 ~0.328%· 
-3.0 -1.0 -1.116E-03 -1.118E-03 -1.12SE-03 -1.129E-03 1.3E-OS ~1 •. 15a%·· 
-3.0 -3.0 -1.671 E-03 -1.671 E-03 -1.682E-03 -1.683E-03 1.2E-OS 
-0.716'0 
-3.0 -S.O -1.873E-03 -1.871 E-03 -1.883E-03 -1.882E-03 1.18E-OS .,0.629% 
. 
-4.0 -1.0 -1.61SE-03 -1.616E-03 -1.622E-03 -1.634E-03 1.88E-OS ·1.159% 
-4.0 -3.0 -3.048E-03 -3.047E-03 -3.064E-03 -3.066E-03 1.9E-OS ~0.622% 
-4.0 -S.O -3.414E-03 -3.41SE-03 -3.432E-03 -3.43SE-03 2.06E-OS ·0.602% 
.. "". 
-S.O -1.0 -2.033E-03 -2.027E-03 -2.03SE-03 -2.039E-03 1.26E-OS :.0.620% 
-S.O -3.0 -4.443E-03 -4.441 E-03 -4.461 E-03 -4.472E-03 3.12E-OS -0.700% 




Avg error -0.951% 
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AlphaO calculation. 
Vin Vout Error Calculation (V) (V) 
Measured 
alphaO) Data Simulated Data AO 
Die#1 AO alphaO Abs (meas- Abs (meas-
sim)/sim sim)/sim 
0 0.030 1.152 1.128 0.974 0.973 
0.5 0.481 1.165 1.140 0.587 0.578 
1 0.993 1.275 1.260 0.221 0.212 
1.5 1.489 1.595 1.590 0.066 0.064 
2 2.000 2.058 2.056 0.028 0.027 
2.5 2.498 2.530 2.529 0.013 0.012 
3 2.987 3.000 3.000 0.004 0.004 
3.5 3.465 3.468 3.468 0.001 0.001 
4 3.969 3.927 3.928 0.011 0.010 
4.5 4.465 4.336 4.342 0.030 0.028 
5 4.961 4.605 4.619 0.077 0.074 
Average Error 18.29% 18.04% 
8etaO calculation. 
Vin Vout Error Calculation 
(V) (V) 
Measured (80=30) (80=300) 
Data Simulated Data 
(0=30) (0=300) abs(meas- abs(meas-Die#1 sim)/sim sim)/sim 
0 0.030 1.152 1.152 0.974 0.974 
0.5 0.481 1.165 1.165 0.587 0.587 
1 0.993 1.275 1.275 0.221 0.221 
1.5 1.489 1.595 1.595 0.066 0.066 
2 2.000 2.058 2.058 0.028 0.028 
2.5 2.498 2.530 2.530 0.013 0.013 
3 2.987 3.000 3.000 0.004 0.004 
3.5 3.465 3.468 3.468 0.001 0.001 
4 3.969 3.927 3.927 0.011 0.011 
4.5 4.465 4.336 4.336 0.030 0.030 
5 4.961 4.605 4.605 0.077 0.077 
Average Error 18.29% 18.29% 
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Delta calculation. 
Yin Vout Error Calculation 
(V) (V) 
Measured delta=O.Ol delta=O.OOl Data Simulated Data 
delta=O.Ol delta=O.OOl Abs (meas- Abs (meas-Die#l sim)/sim sim)/sim 
0 0.030 1.387 1.385 0.978 0.978 
0.5 0.481 1.393 1.391 0.655 0.654 
1 0.993 1.420 1.418 0.301 0.300 
1.5 1.489 1.633 1.630 0.088 0.086 
2 2.000 2.074 2.073 0.035 0.035 
2.5 2.498 2.538 2.538 0.016 0.016 
3 2.987 3.002 3.002 0.005 0.005 
3.5 3.465 3.462 3.463 0.001 0.001 
4 3.969 3.928 3.929 0.010 0.010 
4.5 4.465 4.338 4.339 0.029 0.029 
5 4.961 4.703 4.712 0.055 0.053 
Average Error 19.76% 19.70% 
Drout calculation. 
Yin Vout (V) Error Calculation 
(V) 
Measured Drout=O Drout=0.5 Drout=l Data Simulated Data 
Drout = Drout = Abs Abs (meas- Abs Die#l Drout = 0 (meas- (meas-~.5 1 
sim)/sim sim)/sim sim)/sim 
0 0.030 1.387 1.382 0.405 0.978 0.978 0.926 
0.5 0.481 1.393 1.388 0.569 0.655 0.654 0.154 
1 0.993 1.420 1.416 1.029 0.301 0.299 0.035 
1.5 1.489 1.633 1.631 1.519 0.088 0.087 0.020 
2 2.000 2.074 2.073 2.011 0.035 0.035 0.005 
2.5 2.498 2.538 2.538 2.502 0.016 0.016 0.001 
3 2.987 3.002 3.002 2.992 0.005 0.005 0.002 
3.5 3.465 3.462 3.463 3.484 0.001 0.001 0.006 
4 3.969 3.928 3.929 3.968 0.010 0.010 0.000 
4.5 4.465 4.338 4.338 4.429 0.029 0.029 0.008 
5 4.961 4.703 4.704 4.831 0.055 0.055 0.027 
Average Error 19.76% 19.71% 10.76% 
152 
Due to the large discrepancy between the least percentage error value and the default 
value, this parameter was left unchanged. The Dsub value for the NMOS FET was unchanged, 
which is 1. Figure below shows the change in th e output with respect to the input with different 
Dsub values. Table shows the Dsub calculations. Since the Dsub value at Dsub= 0.4373 lowers 
the curve without affecting the output much at the higher voltage values, this value is chosen for 
the modeling of the PMOS FETs for the 2-18-03 mask set. 
Buffer characteristics for T32q.md 






0 2.0 > 
1.5 
- • - Dsub- 0.2873 
1.0 
- - Dsub· 0.4373 
0.5 
0.0 
- - Dsub· 0.4873 KC-____ ---------- ----
0 2 3 4 5 
Yin (V) 
Output curve with different Dsub values 
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Dsub calculation for PMOS FETs. 
Yin Vout (V) Error Calculation 
IV\ 
Measured Data Simulated Data Dsub - Dsub - Dsub -0.2873 0.4373 0.4873 
Die#l Dsub - Dsub - Dsub - Abs (meas- Abs (meas- Abs (meas-0.2873 0.4373 0.4873 sim)/sim sim)/sim sim)/sim 
0 0.030 1.387 0.687 0.548 0.978 0.956 0.945 
0.5 0.481 1.393 0.763 0.651 0.655 0.369 0.261 
1 0.993 1.420 1.090 1.054 0.301 0.089 0.058 
1.5 1.489 1.633 1.530 1.521 0.088 0.027 0.021 
2 2.000 2.074 2.019 2.013 0.035 0.009 0.006 
2.5 2.498 2.538 2.507 2.504 0.016 0.004 0.002 
3 2.987 3.002 2.996 2.996 0.005 0.003 0.003 
3.5 3.465 3.462 3.482 3.485 0.001 0.005 0.006 
4 3.969 3.928 3.969 3.974 0.010 0.000 0.001 
4.5 4.465 4.338 4.415 4.432 0.029 0.011 0.008 
5 4.961 4.703 4.777 4.788 0.055 0.039 0.036 
Average Error 19.76% 13.75% 12.24% 
Nfactor calculation. 
Yin 
JY.L Vout (V) Error Calculation 
Measured Simulated Data NMOS- NMOS-
Data 0.57404 0.03858 
PMOS- PMOS = 
0.25083 0.15974 
Die#l NMOS- NMOS- Abs Abs 
0.57404 0.03858 (meas- (meas-
PMOS- PMOS= sim)/sim sim)/sim 
0.25083 0.15974 
0 0.030 1.348 1.354 0.978 0.978 
0.5 0.481 1.355 1.361 0.645 0.647 
1 0.993 1.383 1.389 0.282 0.285 
1.5 1.489 1.611 1.613 0.076 0.077 
2 2.000 2.064 2.065 0.031 0.032 
2.5 2.498 2.526 2.528 0.011 0.012 
3 2.987 2.995 2.996 0.003 0.003 
3.5 3.465 3.463 3.463 0.001 0.001 
4 3.969 3.910 3.910 0.015 0.015 
4.5 4.465 4.325 4.323 0.032 0.033 
5 4.961 4.716 4.714 0.052 0.052 




Yin Error Calculation 
(V) 
Measured Simulated Data PCLM= PCLM = PCLM = 
Data 1e-9 1e-10 1e-11 
Die#1 PCLM= PCLM = PCLM = abs(meas- abs(meas- abs(meas-1e-9 1e-10 1e-11 sim)/sim sim)/sim sim)/sim 
_. 
0 0.030 1.387 1.387 1.387 0.978 0.978 0.978 
0.5 0.481 1.393 1.393 1.393 0.655 0.655 0.655 
1 0.993 1.420 1.420 1.420 0.301 0.301 0.301 
1.5 1.489 1.633 1.633 1.633 0.088 0.088 0.088 
2 2.000 2.074 2.074 2.074 0.035 0.035 0.035 
2.5 2.498 2.538 2.538 2.538 0.016 0.016 0.016 
3 2.987 3.002 3.002 3.002 0.005 0.005 0.005 
3.5 3.465 3.462 3.462 3.462 0.001 0.001 0.001 
4 3.969 3.928 3.928 3.928 0.010 0.010 0.010 
4.5 4.465 4.338 4.338 4.338 0.029 0.029 0.029 
5 4.961 4.703 4.703 4.703 0.055 0.055 0.055 
19.76% 19.76% 19.76% 
155 
PSCBE1 and PSCBE2 calculation. 
Yin (V) Vout (V) Error Calculation 





Die#1 Default PSCBE1 Abs (meas- Abs (meas-




0 0.030 1.152 1.152 0.974 0.974 
0.5 0.481 1.165 1.165 0.587 0.587 
1 0.993 1.275 1.275 0.221 0.221 
1.5 1.489 1.595 1.595 0.066 0.066 
2 2.000 2.058 2.058 0.028 0.028 
2.5 2.498 2.530 2.530 0.013 0.013 
3 2.987 3.000 3.000 0.004 0.004 
3.5 3.465 3.468 3.468 0.001 0.001 
4 3.969 3.927 3.927 0.011 0.011 
4.5 4.465 4.336 4.336 0.030 0.030 





(V) Vout (V) Error Calculation 
Meas Dsub (PMOS - 0.4373) uO=620 uO-1000 uO-5000 uO-10000 
Data Simulated Data Default 
Die#1 uO=620 uO- uO-5000 uO- abs(meas abs(meas abs(mea abs(meas 
Default 1000 10000 -sim)/ -sim)/ -sim)/ -sim)/ 
sim sim sim sim 
0 0.030 0.687 0.537 0.373 0.352 0.956 0.944 0.920 0.915 
0.5 0.481 0.763 0.651 0.583 0.570 0.369 0.262 0.175 0.156 
1 0.993 1.090 1.054 1.021 1.016 0.089 0.058 0.027 0.022 
1.5 1.489 1.530 1.525 1.513 1.505 0.027 0.023 0.016 0.010 
2 2.000 2.019 2.014 2.002 1.997 0.009 0.007 0.001 0.002 
2.5 2.498 2.507 2.505 2.495 2.490 0.004 0.003 0.001 0.003 
3 2.987 2.996 2.995 2.987 2.983 0.003 0.003 0.000 0.001 
3.5 3.465 3.482 3.483 3.474 3.472 0.005 0.005 0.003 0.002 
4 3.969 3.969 3.970 3.965 3.950 0.000 0.000 0.001 0.005 
4.5 4.465 4.415 4.425 4.336 4.263 0.011 0.009 0.030 0.047 
5 4.961 4.777 4.737 4.452 4.340 0.039 0.047 0.114 0.143 
Average Error 13.75% 12.37% 11.71% 11.88% 
uO (PMOS) calculation. 
Vin 
(V) Vout (V) Error Calculation 
Meas Dsub (PMOS - 0.4373) uO-236 
Data Simulated Data uO-50 uO-100 Default uO-500 
Abs Abs Abs Abs 
Die#1 uO-50 uO-100 uO-236 uO-500 (Meas- (Meas- (Meas- (Meas-(default) Sim)/ sim)/ 
sim)/sim sim)/ Sim sim Sim 
0 0.030 0.396 0.468 0.687 1.133 0.924 0.936 0.956 0.974 
0.5 0.481 0.589 0.619 0.763 1.141 0.184 0.223 0.369 0.578 
1 0.993 1.026 1.040 1.090 1.232 0.032 0.045 0.089 0.194 
1.5 1.489 1.512 1.519 1.530 1.546 0.015 0.020 0.027 0.037 
2 2.000 2.004 2.010 2.019 2.030 0.002 0.005 0.009 0.015 
2.5 2.498 2.496 2.501 2.507 2.516 0.001 0.001 0.004 0.007 
3 2.987 2.989 2.992 2.996 3.000 0.001 0.002 0.003 0.004 
3.5 3.465 3.478 3.480 3.482 3.483 0.004 0.004 0.005 0.005 
4 3.969 3.968 3.969 3.969 3.967 0.000 0.000 0.0001 0.001 
4.5 4.465 4.344 4.422 4.415 4.394 0.028 0.010 0.011 0.016 
5 4.961 4.437 4.657 4.777 4.808 0.118 0.065 0.039 0.032 
Average Error 11.89% 11.92% 13.75% 16.93% 
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Saturation Current (IS) calculation. 
Vin (V) Vout (V) Error Calculation 
Measured IS=O IS= 1 E-14 Data Simulated Data 
Die#l IS=O IS=1E-14 abs(meas abs(meas-
-sim)/sim sim)/sim 
0 0.030 1.152 1.152 0.974 0.974 
0.5 0.481 1.165 1.165 0.587 0.587 
1 0.993 1.275 1.275 0.221 0.221 
1.5 1.489 1.595 1.595 0.066 0.066 
2 2.000 2.058 2.058 0.028 0.028 
2.5 2.498 2.530 2.530 0.013 0.013 
3 2.987 3.000 3.000 0.004 0.004 
3.5 3.465 3.468 3.468 0.001 0.001 
4 3.969 3.927 3.927 0.011 0.011 
4.5 4.465 4.336 4.336 0.030 0.030 
5 4.961 4.605 4.605 0.077 0.077 
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